OXIESEC PANEL
- Current Dir:
/
/
usr
/
src
/
linux-headers-4.15.0-197
/
arch
/
m68k
/
include
/
asm
Server IP: 139.59.38.164
Upload:
Create Dir:
Name
Size
Modified
Perms
📁
..
-
11/17/2022 06:42:15 AM
rwxr-xr-x
📄
Kbuild
599 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
MC68328.h
37.82 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
MC68EZ328.h
37.74 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
MC68VZ328.h
41.02 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
a.out-core.h
1.98 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
adb_iop.h
1.09 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
amigahw.h
10.49 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
amigaints.h
3.5 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
amigayle.h
3.19 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
amipcmcia.h
2.51 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
apollohw.h
2.35 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
asm-offsets.h
35 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
asm-prototypes.h
211 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
atafd.h
300 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
atafdreg.h
2.68 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
atari_joystick.h
457 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
atari_stdma.h
514 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
atari_stram.h
528 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
atarihw.h
20.3 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
atariints.h
5.56 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
atarikb.h
1.4 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
atomic.h
4.86 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
bitops.h
12.19 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
blinken.h
641 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
bootinfo.h
783 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
bootstd.h
4.64 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
bug.h
659 bytes
11/01/2022 04:52:05 PM
rw-r--r--
📄
bugs.h
369 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
bvme6000hw.h
3.45 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
cache.h
296 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
cacheflush.h
133 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
cacheflush_mm.h
6.92 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
cacheflush_no.h
2.61 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
checksum.h
3.4 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
cmpxchg.h
3.34 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
coldfire.h
1.61 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
contregs.h
3.31 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
current.h
580 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
delay.h
3.43 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
div64.h
858 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
dma-mapping.h
291 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
dma.h
16.65 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
dsp56k.h
1.24 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
dvma.h
9.67 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
elf.h
3.07 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
entry.h
5.76 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
export.h
74 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
fb.h
921 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
fbio.h
9.87 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
flat.h
1.02 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
floppy.h
5.06 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
fpu.h
535 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
ftrace.h
12 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
gpio.h
2.64 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
hardirq.h
594 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
hash.h
2.07 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
hp300hw.h
186 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
hwtest.h
467 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
ide.h
1.67 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
idprom.h
725 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
intersil.h
1.11 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
io.h
383 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
io_mm.h
16.19 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
io_no.h
5.26 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
irq.h
2.57 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
irqflags.h
1.61 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
kexec.h
732 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
linkage.h
1.55 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
m5206sim.h
6.4 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
m520xsim.h
7.15 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
m523xsim.h
7.7 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
m525xsim.h
10.57 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
m5272sim.h
6.05 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
m527xsim.h
13.51 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
m528xsim.h
9.37 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
m52xxacr.h
3.57 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
m5307sim.h
7.52 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
m53xxacr.h
3.6 KB
11/01/2022 04:52:05 PM
rw-r--r--
📄
m53xxsim.h
53.97 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
m5407sim.h
6.14 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
m5441xsim.h
8.5 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
m54xxacr.h
4.82 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
m54xxgpt.h
3.66 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
m54xxpci.h
6.13 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
m54xxsim.h
3.8 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
mac_asc.h
520 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
mac_baboon.h
999 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
mac_iop.h
5.37 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
mac_oss.h
1.83 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
mac_psc.h
7.25 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
mac_via.h
11.44 KB
11/01/2022 04:52:05 PM
rw-r--r--
📄
machdep.h
1.34 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
machines.h
3.13 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
machw.h
588 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
macintosh.h
2.02 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
macints.h
3.28 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
math-emu.h
6.74 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
mc146818rtc.h
598 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
mcf8390.h
3.75 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
mcf_pgalloc.h
2.37 KB
11/01/2022 04:52:05 PM
rw-r--r--
📄
mcf_pgtable.h
9.89 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
mcfclk.h
1.01 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
mcfdma.h
6.51 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
mcfgpio.h
8.48 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
mcfintc.h
3.09 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
mcfmmu.h
3.67 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
mcfpit.h
2.22 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
mcfqspi.h
1.82 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
mcfsim.h
1.5 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
mcfslt.h
1.21 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
mcftimer.h
2.3 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
mcfuart.h
6.91 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
mcfwdebug.h
4.99 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
mmu.h
243 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
mmu_context.h
7.2 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
mmzone.h
264 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
module.h
847 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
motorola_pgalloc.h
2.26 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
motorola_pgtable.h
9.2 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
movs.h
1.44 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
mvme147hw.h
2.81 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
mvme16xhw.h
2.16 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
natfeat.h
533 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
nettel.h
2.95 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
nubus.h
1.21 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
openprom.h
7.98 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
oplib.h
9.54 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
page.h
1.47 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
page_mm.h
4.06 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
page_no.h
1.28 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
page_offset.h
256 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
parport.h
837 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
pci.h
458 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
pgalloc.h
444 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
pgtable.h
127 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
pgtable_mm.h
4.84 KB
11/01/2022 04:52:05 PM
rw-r--r--
📄
pgtable_no.h
1.57 KB
11/01/2022 04:52:05 PM
rw-r--r--
📄
processor.h
3.59 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
ptrace.h
643 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
q40_master.h
2.28 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
q40ints.h
749 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
quicc_simple.h
1.79 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
raw_io.h
11.41 KB
11/01/2022 04:52:05 PM
rw-r--r--
📄
segment.h
1.42 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
serial.h
1.14 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
setup.h
9.25 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
signal.h
1.34 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
smp.h
32 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
string.h
1.68 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
sun3-head.h
353 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
sun3_pgalloc.h
2.26 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
sun3_pgtable.h
7.65 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
sun3ints.h
989 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
sun3mmu.h
4.91 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
sun3x.h
868 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
sun3xflop.h
5.62 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
sun3xprom.h
1.31 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
switch_to.h
1.51 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
thread_info.h
2.02 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
timex.h
974 bytes
11/01/2022 04:52:05 PM
rw-r--r--
📄
tlb.h
486 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
tlbflush.h
5.95 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
traps.h
8.33 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
uaccess.h
152 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
uaccess_mm.h
10.31 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
uaccess_no.h
3.69 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
ucontext.h
570 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
unaligned.h
600 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
unistd.h
952 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
user.h
3.78 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
vga.h
651 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
virtconvert.h
947 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
zorro.h
1.17 KB
01/28/2018 09:20:33 PM
rw-r--r--
Editing: m528xsim.h
Close
/* SPDX-License-Identifier: GPL-2.0 */ /****************************************************************************/ /* * m528xsim.h -- ColdFire 5280/5282 System Integration Module support. * * (C) Copyright 2003, Greg Ungerer (gerg@snapgear.com) */ /****************************************************************************/ #ifndef m528xsim_h #define m528xsim_h /****************************************************************************/ #define CPU_NAME "COLDFIRE(m528x)" #define CPU_INSTR_PER_JIFFY 3 #define MCF_BUSCLK MCF_CLK #include <asm/m52xxacr.h> /* * Define the 5280/5282 SIM register set addresses. */ #define MCFICM_INTC0 (MCF_IPSBAR + 0x0c00) /* Base for Interrupt Ctrl 0 */ #define MCFICM_INTC1 (MCF_IPSBAR + 0x0d00) /* Base for Interrupt Ctrl 0 */ #define MCFINTC_IPRH 0x00 /* Interrupt pending 32-63 */ #define MCFINTC_IPRL 0x04 /* Interrupt pending 1-31 */ #define MCFINTC_IMRH 0x08 /* Interrupt mask 32-63 */ #define MCFINTC_IMRL 0x0c /* Interrupt mask 1-31 */ #define MCFINTC_INTFRCH 0x10 /* Interrupt force 32-63 */ #define MCFINTC_INTFRCL 0x14 /* Interrupt force 1-31 */ #define MCFINTC_IRLR 0x18 /* */ #define MCFINTC_IACKL 0x19 /* */ #define MCFINTC_ICR0 0x40 /* Base ICR register */ #define MCFINT_VECBASE 64 /* Vector base number */ #define MCFINT_UART0 13 /* Interrupt number for UART0 */ #define MCFINT_UART1 14 /* Interrupt number for UART1 */ #define MCFINT_UART2 15 /* Interrupt number for UART2 */ #define MCFINT_I2C0 17 /* Interrupt number for I2C */ #define MCFINT_QSPI 18 /* Interrupt number for QSPI */ #define MCFINT_FECRX0 23 /* Interrupt number for FEC */ #define MCFINT_FECTX0 27 /* Interrupt number for FEC */ #define MCFINT_FECENTC0 29 /* Interrupt number for FEC */ #define MCFINT_PIT1 55 /* Interrupt number for PIT1 */ #define MCF_IRQ_UART0 (MCFINT_VECBASE + MCFINT_UART0) #define MCF_IRQ_UART1 (MCFINT_VECBASE + MCFINT_UART1) #define MCF_IRQ_UART2 (MCFINT_VECBASE + MCFINT_UART2) #define MCF_IRQ_FECRX0 (MCFINT_VECBASE + MCFINT_FECRX0) #define MCF_IRQ_FECTX0 (MCFINT_VECBASE + MCFINT_FECTX0) #define MCF_IRQ_FECENTC0 (MCFINT_VECBASE + MCFINT_FECENTC0) #define MCF_IRQ_QSPI (MCFINT_VECBASE + MCFINT_QSPI) #define MCF_IRQ_PIT1 (MCFINT_VECBASE + MCFINT_PIT1) #define MCF_IRQ_I2C0 (MCFINT_VECBASE + MCFINT_I2C0) /* * SDRAM configuration registers. */ #define MCFSIM_DCR (MCF_IPSBAR + 0x00000044) /* Control */ #define MCFSIM_DACR0 (MCF_IPSBAR + 0x00000048) /* Base address 0 */ #define MCFSIM_DMR0 (MCF_IPSBAR + 0x0000004c) /* Address mask 0 */ #define MCFSIM_DACR1 (MCF_IPSBAR + 0x00000050) /* Base address 1 */ #define MCFSIM_DMR1 (MCF_IPSBAR + 0x00000054) /* Address mask 1 */ /* * DMA unit base addresses. */ #define MCFDMA_BASE0 (MCF_IPSBAR + 0x00000100) #define MCFDMA_BASE1 (MCF_IPSBAR + 0x00000140) #define MCFDMA_BASE2 (MCF_IPSBAR + 0x00000180) #define MCFDMA_BASE3 (MCF_IPSBAR + 0x000001C0) /* * UART module. */ #define MCFUART_BASE0 (MCF_IPSBAR + 0x00000200) #define MCFUART_BASE1 (MCF_IPSBAR + 0x00000240) #define MCFUART_BASE2 (MCF_IPSBAR + 0x00000280) /* * FEC ethernet module. */ #define MCFFEC_BASE0 (MCF_IPSBAR + 0x00001000) #define MCFFEC_SIZE0 0x800 /* * QSPI module. */ #define MCFQSPI_BASE (MCF_IPSBAR + 0x340) #define MCFQSPI_SIZE 0x40 #define MCFQSPI_CS0 147 #define MCFQSPI_CS1 148 #define MCFQSPI_CS2 149 #define MCFQSPI_CS3 150 /* * GPIO registers */ #define MCFGPIO_PODR_A (MCF_IPSBAR + 0x00100000) #define MCFGPIO_PODR_B (MCF_IPSBAR + 0x00100001) #define MCFGPIO_PODR_C (MCF_IPSBAR + 0x00100002) #define MCFGPIO_PODR_D (MCF_IPSBAR + 0x00100003) #define MCFGPIO_PODR_E (MCF_IPSBAR + 0x00100004) #define MCFGPIO_PODR_F (MCF_IPSBAR + 0x00100005) #define MCFGPIO_PODR_G (MCF_IPSBAR + 0x00100006) #define MCFGPIO_PODR_H (MCF_IPSBAR + 0x00100007) #define MCFGPIO_PODR_J (MCF_IPSBAR + 0x00100008) #define MCFGPIO_PODR_DD (MCF_IPSBAR + 0x00100009) #define MCFGPIO_PODR_EH (MCF_IPSBAR + 0x0010000A) #define MCFGPIO_PODR_EL (MCF_IPSBAR + 0x0010000B) #define MCFGPIO_PODR_AS (MCF_IPSBAR + 0x0010000C) #define MCFGPIO_PODR_QS (MCF_IPSBAR + 0x0010000D) #define MCFGPIO_PODR_SD (MCF_IPSBAR + 0x0010000E) #define MCFGPIO_PODR_TC (MCF_IPSBAR + 0x0010000F) #define MCFGPIO_PODR_TD (MCF_IPSBAR + 0x00100010) #define MCFGPIO_PODR_UA (MCF_IPSBAR + 0x00100011) #define MCFGPIO_PDDR_A (MCF_IPSBAR + 0x00100014) #define MCFGPIO_PDDR_B (MCF_IPSBAR + 0x00100015) #define MCFGPIO_PDDR_C (MCF_IPSBAR + 0x00100016) #define MCFGPIO_PDDR_D (MCF_IPSBAR + 0x00100017) #define MCFGPIO_PDDR_E (MCF_IPSBAR + 0x00100018) #define MCFGPIO_PDDR_F (MCF_IPSBAR + 0x00100019) #define MCFGPIO_PDDR_G (MCF_IPSBAR + 0x0010001A) #define MCFGPIO_PDDR_H (MCF_IPSBAR + 0x0010001B) #define MCFGPIO_PDDR_J (MCF_IPSBAR + 0x0010001C) #define MCFGPIO_PDDR_DD (MCF_IPSBAR + 0x0010001D) #define MCFGPIO_PDDR_EH (MCF_IPSBAR + 0x0010001E) #define MCFGPIO_PDDR_EL (MCF_IPSBAR + 0x0010001F) #define MCFGPIO_PDDR_AS (MCF_IPSBAR + 0x00100020) #define MCFGPIO_PDDR_QS (MCF_IPSBAR + 0x00100021) #define MCFGPIO_PDDR_SD (MCF_IPSBAR + 0x00100022) #define MCFGPIO_PDDR_TC (MCF_IPSBAR + 0x00100023) #define MCFGPIO_PDDR_TD (MCF_IPSBAR + 0x00100024) #define MCFGPIO_PDDR_UA (MCF_IPSBAR + 0x00100025) #define MCFGPIO_PPDSDR_A (MCF_IPSBAR + 0x00100028) #define MCFGPIO_PPDSDR_B (MCF_IPSBAR + 0x00100029) #define MCFGPIO_PPDSDR_C (MCF_IPSBAR + 0x0010002A) #define MCFGPIO_PPDSDR_D (MCF_IPSBAR + 0x0010002B) #define MCFGPIO_PPDSDR_E (MCF_IPSBAR + 0x0010002C) #define MCFGPIO_PPDSDR_F (MCF_IPSBAR + 0x0010002D) #define MCFGPIO_PPDSDR_G (MCF_IPSBAR + 0x0010002E) #define MCFGPIO_PPDSDR_H (MCF_IPSBAR + 0x0010002F) #define MCFGPIO_PPDSDR_J (MCF_IPSBAR + 0x00100030) #define MCFGPIO_PPDSDR_DD (MCF_IPSBAR + 0x00100031) #define MCFGPIO_PPDSDR_EH (MCF_IPSBAR + 0x00100032) #define MCFGPIO_PPDSDR_EL (MCF_IPSBAR + 0x00100033) #define MCFGPIO_PPDSDR_AS (MCF_IPSBAR + 0x00100034) #define MCFGPIO_PPDSDR_QS (MCF_IPSBAR + 0x00100035) #define MCFGPIO_PPDSDR_SD (MCF_IPSBAR + 0x00100036) #define MCFGPIO_PPDSDR_TC (MCF_IPSBAR + 0x00100037) #define MCFGPIO_PPDSDR_TD (MCF_IPSBAR + 0x00100038) #define MCFGPIO_PPDSDR_UA (MCF_IPSBAR + 0x00100039) #define MCFGPIO_PCLRR_A (MCF_IPSBAR + 0x0010003C) #define MCFGPIO_PCLRR_B (MCF_IPSBAR + 0x0010003D) #define MCFGPIO_PCLRR_C (MCF_IPSBAR + 0x0010003E) #define MCFGPIO_PCLRR_D (MCF_IPSBAR + 0x0010003F) #define MCFGPIO_PCLRR_E (MCF_IPSBAR + 0x00100040) #define MCFGPIO_PCLRR_F (MCF_IPSBAR + 0x00100041) #define MCFGPIO_PCLRR_G (MCF_IPSBAR + 0x00100042) #define MCFGPIO_PCLRR_H (MCF_IPSBAR + 0x00100043) #define MCFGPIO_PCLRR_J (MCF_IPSBAR + 0x00100044) #define MCFGPIO_PCLRR_DD (MCF_IPSBAR + 0x00100045) #define MCFGPIO_PCLRR_EH (MCF_IPSBAR + 0x00100046) #define MCFGPIO_PCLRR_EL (MCF_IPSBAR + 0x00100047) #define MCFGPIO_PCLRR_AS (MCF_IPSBAR + 0x00100048) #define MCFGPIO_PCLRR_QS (MCF_IPSBAR + 0x00100049) #define MCFGPIO_PCLRR_SD (MCF_IPSBAR + 0x0010004A) #define MCFGPIO_PCLRR_TC (MCF_IPSBAR + 0x0010004B) #define MCFGPIO_PCLRR_TD (MCF_IPSBAR + 0x0010004C) #define MCFGPIO_PCLRR_UA (MCF_IPSBAR + 0x0010004D) #define MCFGPIO_PBCDPAR (MCF_IPSBAR + 0x00100050) #define MCFGPIO_PFPAR (MCF_IPSBAR + 0x00100051) #define MCFGPIO_PEPAR (MCF_IPSBAR + 0x00100052) #define MCFGPIO_PJPAR (MCF_IPSBAR + 0x00100054) #define MCFGPIO_PSDPAR (MCF_IPSBAR + 0x00100055) #define MCFGPIO_PASPAR (MCF_IPSBAR + 0x00100056) #define MCFGPIO_PEHLPAR (MCF_IPSBAR + 0x00100058) #define MCFGPIO_PQSPAR (MCF_IPSBAR + 0x00100059) #define MCFGPIO_PTCPAR (MCF_IPSBAR + 0x0010005A) #define MCFGPIO_PTDPAR (MCF_IPSBAR + 0x0010005B) #define MCFGPIO_PUAPAR (MCF_IPSBAR + 0x0010005C) /* * PIT timer base addresses. */ #define MCFPIT_BASE1 (MCF_IPSBAR + 0x00150000) #define MCFPIT_BASE2 (MCF_IPSBAR + 0x00160000) #define MCFPIT_BASE3 (MCF_IPSBAR + 0x00170000) #define MCFPIT_BASE4 (MCF_IPSBAR + 0x00180000) /* * Edge Port registers */ #define MCFEPORT_EPPAR (MCF_IPSBAR + 0x00130000) #define MCFEPORT_EPDDR (MCF_IPSBAR + 0x00130002) #define MCFEPORT_EPIER (MCF_IPSBAR + 0x00130003) #define MCFEPORT_EPDR (MCF_IPSBAR + 0x00130004) #define MCFEPORT_EPPDR (MCF_IPSBAR + 0x00130005) #define MCFEPORT_EPFR (MCF_IPSBAR + 0x00130006) /* * Queued ADC registers */ #define MCFQADC_PORTQA (MCF_IPSBAR + 0x00190006) #define MCFQADC_PORTQB (MCF_IPSBAR + 0x00190007) #define MCFQADC_DDRQA (MCF_IPSBAR + 0x00190008) #define MCFQADC_DDRQB (MCF_IPSBAR + 0x00190009) /* * General Purpose Timers registers */ #define MCFGPTA_GPTPORT (MCF_IPSBAR + 0x001A001D) #define MCFGPTA_GPTDDR (MCF_IPSBAR + 0x001A001E) #define MCFGPTB_GPTPORT (MCF_IPSBAR + 0x001B001D) #define MCFGPTB_GPTDDR (MCF_IPSBAR + 0x001B001E) /* * * definitions for generic gpio support * */ #define MCFGPIO_PODR MCFGPIO_PODR_A /* port output data */ #define MCFGPIO_PDDR MCFGPIO_PDDR_A /* port data direction */ #define MCFGPIO_PPDR MCFGPIO_PPDSDR_A/* port pin data */ #define MCFGPIO_SETR MCFGPIO_PPDSDR_A/* set output */ #define MCFGPIO_CLRR MCFGPIO_PCLRR_A /* clr output */ #define MCFGPIO_IRQ_MAX 8 #define MCFGPIO_IRQ_VECBASE MCFINT_VECBASE #define MCFGPIO_PIN_MAX 180 /* * Reset Control Unit (relative to IPSBAR). */ #define MCF_RCR (MCF_IPSBAR + 0x110000) #define MCF_RSR (MCF_IPSBAR + 0x110001) #define MCF_RCR_SWRESET 0x80 /* Software reset bit */ #define MCF_RCR_FRCSTOUT 0x40 /* Force external reset */ /* * I2C module */ #define MCFI2C_BASE0 (MCF_IPSBAR + 0x300) #define MCFI2C_SIZE0 0x40 /****************************************************************************/ #endif /* m528xsim_h */