OXIESEC PANEL
- Current Dir:
/
/
usr
/
src
/
linux-headers-4.15.0-197
/
arch
/
m68k
/
include
/
asm
Server IP: 139.59.38.164
Upload:
Create Dir:
Name
Size
Modified
Perms
📁
..
-
11/17/2022 06:42:15 AM
rwxr-xr-x
📄
Kbuild
599 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
MC68328.h
37.82 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
MC68EZ328.h
37.74 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
MC68VZ328.h
41.02 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
a.out-core.h
1.98 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
adb_iop.h
1.09 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
amigahw.h
10.49 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
amigaints.h
3.5 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
amigayle.h
3.19 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
amipcmcia.h
2.51 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
apollohw.h
2.35 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
asm-offsets.h
35 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
asm-prototypes.h
211 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
atafd.h
300 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
atafdreg.h
2.68 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
atari_joystick.h
457 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
atari_stdma.h
514 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
atari_stram.h
528 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
atarihw.h
20.3 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
atariints.h
5.56 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
atarikb.h
1.4 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
atomic.h
4.86 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
bitops.h
12.19 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
blinken.h
641 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
bootinfo.h
783 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
bootstd.h
4.64 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
bug.h
659 bytes
11/01/2022 04:52:05 PM
rw-r--r--
📄
bugs.h
369 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
bvme6000hw.h
3.45 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
cache.h
296 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
cacheflush.h
133 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
cacheflush_mm.h
6.92 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
cacheflush_no.h
2.61 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
checksum.h
3.4 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
cmpxchg.h
3.34 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
coldfire.h
1.61 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
contregs.h
3.31 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
current.h
580 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
delay.h
3.43 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
div64.h
858 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
dma-mapping.h
291 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
dma.h
16.65 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
dsp56k.h
1.24 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
dvma.h
9.67 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
elf.h
3.07 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
entry.h
5.76 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
export.h
74 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
fb.h
921 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
fbio.h
9.87 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
flat.h
1.02 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
floppy.h
5.06 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
fpu.h
535 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
ftrace.h
12 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
gpio.h
2.64 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
hardirq.h
594 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
hash.h
2.07 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
hp300hw.h
186 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
hwtest.h
467 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
ide.h
1.67 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
idprom.h
725 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
intersil.h
1.11 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
io.h
383 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
io_mm.h
16.19 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
io_no.h
5.26 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
irq.h
2.57 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
irqflags.h
1.61 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
kexec.h
732 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
linkage.h
1.55 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
m5206sim.h
6.4 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
m520xsim.h
7.15 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
m523xsim.h
7.7 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
m525xsim.h
10.57 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
m5272sim.h
6.05 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
m527xsim.h
13.51 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
m528xsim.h
9.37 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
m52xxacr.h
3.57 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
m5307sim.h
7.52 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
m53xxacr.h
3.6 KB
11/01/2022 04:52:05 PM
rw-r--r--
📄
m53xxsim.h
53.97 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
m5407sim.h
6.14 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
m5441xsim.h
8.5 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
m54xxacr.h
4.82 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
m54xxgpt.h
3.66 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
m54xxpci.h
6.13 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
m54xxsim.h
3.8 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
mac_asc.h
520 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
mac_baboon.h
999 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
mac_iop.h
5.37 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
mac_oss.h
1.83 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
mac_psc.h
7.25 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
mac_via.h
11.44 KB
11/01/2022 04:52:05 PM
rw-r--r--
📄
machdep.h
1.34 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
machines.h
3.13 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
machw.h
588 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
macintosh.h
2.02 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
macints.h
3.28 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
math-emu.h
6.74 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
mc146818rtc.h
598 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
mcf8390.h
3.75 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
mcf_pgalloc.h
2.37 KB
11/01/2022 04:52:05 PM
rw-r--r--
📄
mcf_pgtable.h
9.89 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
mcfclk.h
1.01 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
mcfdma.h
6.51 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
mcfgpio.h
8.48 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
mcfintc.h
3.09 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
mcfmmu.h
3.67 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
mcfpit.h
2.22 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
mcfqspi.h
1.82 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
mcfsim.h
1.5 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
mcfslt.h
1.21 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
mcftimer.h
2.3 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
mcfuart.h
6.91 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
mcfwdebug.h
4.99 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
mmu.h
243 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
mmu_context.h
7.2 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
mmzone.h
264 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
module.h
847 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
motorola_pgalloc.h
2.26 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
motorola_pgtable.h
9.2 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
movs.h
1.44 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
mvme147hw.h
2.81 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
mvme16xhw.h
2.16 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
natfeat.h
533 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
nettel.h
2.95 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
nubus.h
1.21 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
openprom.h
7.98 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
oplib.h
9.54 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
page.h
1.47 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
page_mm.h
4.06 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
page_no.h
1.28 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
page_offset.h
256 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
parport.h
837 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
pci.h
458 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
pgalloc.h
444 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
pgtable.h
127 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
pgtable_mm.h
4.84 KB
11/01/2022 04:52:05 PM
rw-r--r--
📄
pgtable_no.h
1.57 KB
11/01/2022 04:52:05 PM
rw-r--r--
📄
processor.h
3.59 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
ptrace.h
643 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
q40_master.h
2.28 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
q40ints.h
749 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
quicc_simple.h
1.79 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
raw_io.h
11.41 KB
11/01/2022 04:52:05 PM
rw-r--r--
📄
segment.h
1.42 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
serial.h
1.14 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
setup.h
9.25 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
signal.h
1.34 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
smp.h
32 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
string.h
1.68 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
sun3-head.h
353 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
sun3_pgalloc.h
2.26 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
sun3_pgtable.h
7.65 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
sun3ints.h
989 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
sun3mmu.h
4.91 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
sun3x.h
868 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
sun3xflop.h
5.62 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
sun3xprom.h
1.31 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
switch_to.h
1.51 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
thread_info.h
2.02 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
timex.h
974 bytes
11/01/2022 04:52:05 PM
rw-r--r--
📄
tlb.h
486 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
tlbflush.h
5.95 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
traps.h
8.33 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
uaccess.h
152 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
uaccess_mm.h
10.31 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
uaccess_no.h
3.69 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
ucontext.h
570 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
unaligned.h
600 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
unistd.h
952 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
user.h
3.78 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
vga.h
651 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
virtconvert.h
947 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
zorro.h
1.17 KB
01/28/2018 09:20:33 PM
rw-r--r--
Editing: m520xsim.h
Close
/* SPDX-License-Identifier: GPL-2.0 */ /****************************************************************************/ /* * m520xsim.h -- ColdFire 5207/5208 System Integration Module support. * * (C) Copyright 2005, Intec Automation (mike@steroidmicros.com) */ /****************************************************************************/ #ifndef m520xsim_h #define m520xsim_h /****************************************************************************/ #define CPU_NAME "COLDFIRE(m520x)" #define CPU_INSTR_PER_JIFFY 3 #define MCF_BUSCLK (MCF_CLK / 2) #include <asm/m52xxacr.h> /* * Define the 520x SIM register set addresses. */ #define MCFICM_INTC0 0xFC048000 /* Base for Interrupt Ctrl 0 */ #define MCFINTC_IPRH 0x00 /* Interrupt pending 32-63 */ #define MCFINTC_IPRL 0x04 /* Interrupt pending 1-31 */ #define MCFINTC_IMRH 0x08 /* Interrupt mask 32-63 */ #define MCFINTC_IMRL 0x0c /* Interrupt mask 1-31 */ #define MCFINTC_INTFRCH 0x10 /* Interrupt force 32-63 */ #define MCFINTC_INTFRCL 0x14 /* Interrupt force 1-31 */ #define MCFINTC_SIMR 0x1c /* Set interrupt mask 0-63 */ #define MCFINTC_CIMR 0x1d /* Clear interrupt mask 0-63 */ #define MCFINTC_ICR0 0x40 /* Base ICR register */ /* * The common interrupt controller code just wants to know the absolute * address to the SIMR and CIMR registers (not offsets into IPSBAR). * The 520x family only has a single INTC unit. */ #define MCFINTC0_SIMR (MCFICM_INTC0 + MCFINTC_SIMR) #define MCFINTC0_CIMR (MCFICM_INTC0 + MCFINTC_CIMR) #define MCFINTC0_ICR0 (MCFICM_INTC0 + MCFINTC_ICR0) #define MCFINTC1_SIMR (0) #define MCFINTC1_CIMR (0) #define MCFINTC1_ICR0 (0) #define MCFINTC2_SIMR (0) #define MCFINTC2_CIMR (0) #define MCFINTC2_ICR0 (0) #define MCFINT_VECBASE 64 #define MCFINT_UART0 26 /* Interrupt number for UART0 */ #define MCFINT_UART1 27 /* Interrupt number for UART1 */ #define MCFINT_UART2 28 /* Interrupt number for UART2 */ #define MCFINT_I2C0 30 /* Interrupt number for I2C */ #define MCFINT_QSPI 31 /* Interrupt number for QSPI */ #define MCFINT_FECRX0 36 /* Interrupt number for FEC RX */ #define MCFINT_FECTX0 40 /* Interrupt number for FEC RX */ #define MCFINT_FECENTC0 42 /* Interrupt number for FEC RX */ #define MCFINT_PIT1 4 /* Interrupt number for PIT1 (PIT0 in processor) */ #define MCF_IRQ_UART0 (MCFINT_VECBASE + MCFINT_UART0) #define MCF_IRQ_UART1 (MCFINT_VECBASE + MCFINT_UART1) #define MCF_IRQ_UART2 (MCFINT_VECBASE + MCFINT_UART2) #define MCF_IRQ_FECRX0 (MCFINT_VECBASE + MCFINT_FECRX0) #define MCF_IRQ_FECTX0 (MCFINT_VECBASE + MCFINT_FECTX0) #define MCF_IRQ_FECENTC0 (MCFINT_VECBASE + MCFINT_FECENTC0) #define MCF_IRQ_QSPI (MCFINT_VECBASE + MCFINT_QSPI) #define MCF_IRQ_PIT1 (MCFINT_VECBASE + MCFINT_PIT1) #define MCF_IRQ_I2C0 (MCFINT_VECBASE + MCFINT_I2C0) /* * SDRAM configuration registers. */ #define MCFSIM_SDMR 0xFC0a8000 /* SDRAM Mode/Extended Mode Register */ #define MCFSIM_SDCR 0xFC0a8004 /* SDRAM Control Register */ #define MCFSIM_SDCFG1 0xFC0a8008 /* SDRAM Configuration Register 1 */ #define MCFSIM_SDCFG2 0xFC0a800c /* SDRAM Configuration Register 2 */ #define MCFSIM_SDCS0 0xFC0a8110 /* SDRAM Chip Select 0 Configuration */ #define MCFSIM_SDCS1 0xFC0a8114 /* SDRAM Chip Select 1 Configuration */ /* * EPORT and GPIO registers. */ #define MCFEPORT_EPPAR 0xFC088000 #define MCFEPORT_EPDDR 0xFC088002 #define MCFEPORT_EPIER 0xFC088003 #define MCFEPORT_EPDR 0xFC088004 #define MCFEPORT_EPPDR 0xFC088005 #define MCFEPORT_EPFR 0xFC088006 #define MCFGPIO_PODR_BUSCTL 0xFC0A4000 #define MCFGPIO_PODR_BE 0xFC0A4001 #define MCFGPIO_PODR_CS 0xFC0A4002 #define MCFGPIO_PODR_FECI2C 0xFC0A4003 #define MCFGPIO_PODR_QSPI 0xFC0A4004 #define MCFGPIO_PODR_TIMER 0xFC0A4005 #define MCFGPIO_PODR_UART 0xFC0A4006 #define MCFGPIO_PODR_FECH 0xFC0A4007 #define MCFGPIO_PODR_FECL 0xFC0A4008 #define MCFGPIO_PDDR_BUSCTL 0xFC0A400C #define MCFGPIO_PDDR_BE 0xFC0A400D #define MCFGPIO_PDDR_CS 0xFC0A400E #define MCFGPIO_PDDR_FECI2C 0xFC0A400F #define MCFGPIO_PDDR_QSPI 0xFC0A4010 #define MCFGPIO_PDDR_TIMER 0xFC0A4011 #define MCFGPIO_PDDR_UART 0xFC0A4012 #define MCFGPIO_PDDR_FECH 0xFC0A4013 #define MCFGPIO_PDDR_FECL 0xFC0A4014 #define MCFGPIO_PPDSDR_CS 0xFC0A401A #define MCFGPIO_PPDSDR_FECI2C 0xFC0A401B #define MCFGPIO_PPDSDR_QSPI 0xFC0A401C #define MCFGPIO_PPDSDR_TIMER 0xFC0A401D #define MCFGPIO_PPDSDR_UART 0xFC0A401E #define MCFGPIO_PPDSDR_FECH 0xFC0A401F #define MCFGPIO_PPDSDR_FECL 0xFC0A4020 #define MCFGPIO_PCLRR_BUSCTL 0xFC0A4024 #define MCFGPIO_PCLRR_BE 0xFC0A4025 #define MCFGPIO_PCLRR_CS 0xFC0A4026 #define MCFGPIO_PCLRR_FECI2C 0xFC0A4027 #define MCFGPIO_PCLRR_QSPI 0xFC0A4028 #define MCFGPIO_PCLRR_TIMER 0xFC0A4029 #define MCFGPIO_PCLRR_UART 0xFC0A402A #define MCFGPIO_PCLRR_FECH 0xFC0A402B #define MCFGPIO_PCLRR_FECL 0xFC0A402C /* * Generic GPIO support */ #define MCFGPIO_PODR MCFGPIO_PODR_CS #define MCFGPIO_PDDR MCFGPIO_PDDR_CS #define MCFGPIO_PPDR MCFGPIO_PPDSDR_CS #define MCFGPIO_SETR MCFGPIO_PPDSDR_CS #define MCFGPIO_CLRR MCFGPIO_PCLRR_CS #define MCFGPIO_PIN_MAX 80 #define MCFGPIO_IRQ_MAX 8 #define MCFGPIO_IRQ_VECBASE MCFINT_VECBASE #define MCF_GPIO_PAR_UART 0xFC0A4036 #define MCF_GPIO_PAR_FECI2C 0xFC0A4033 #define MCF_GPIO_PAR_QSPI 0xFC0A4034 #define MCF_GPIO_PAR_FEC 0xFC0A4038 #define MCF_GPIO_PAR_UART_PAR_URXD0 (0x0001) #define MCF_GPIO_PAR_UART_PAR_UTXD0 (0x0002) #define MCF_GPIO_PAR_UART_PAR_URXD1 (0x0040) #define MCF_GPIO_PAR_UART_PAR_UTXD1 (0x0080) #define MCF_GPIO_PAR_FECI2C_PAR_SDA_URXD2 (0x02) #define MCF_GPIO_PAR_FECI2C_PAR_SCL_UTXD2 (0x04) /* * PIT timer module. */ #define MCFPIT_BASE1 0xFC080000 /* Base address of TIMER1 */ #define MCFPIT_BASE2 0xFC084000 /* Base address of TIMER2 */ /* * UART module. */ #define MCFUART_BASE0 0xFC060000 /* Base address of UART0 */ #define MCFUART_BASE1 0xFC064000 /* Base address of UART1 */ #define MCFUART_BASE2 0xFC068000 /* Base address of UART2 */ /* * FEC module. */ #define MCFFEC_BASE0 0xFC030000 /* Base of FEC ethernet */ #define MCFFEC_SIZE0 0x800 /* Register set size */ /* * QSPI module. */ #define MCFQSPI_BASE 0xFC05C000 /* Base of QSPI module */ #define MCFQSPI_SIZE 0x40 /* Register set size */ #define MCFQSPI_CS0 46 #define MCFQSPI_CS1 47 #define MCFQSPI_CS2 27 /* * Reset Control Unit. */ #define MCF_RCR 0xFC0A0000 #define MCF_RSR 0xFC0A0001 #define MCF_RCR_SWRESET 0x80 /* Software reset bit */ #define MCF_RCR_FRCSTOUT 0x40 /* Force external reset */ /* * Power Management. */ #define MCFPM_WCR 0xfc040013 #define MCFPM_PPMSR0 0xfc04002c #define MCFPM_PPMCR0 0xfc04002d #define MCFPM_PPMHR0 0xfc040030 #define MCFPM_PPMLR0 0xfc040034 #define MCFPM_LPCR 0xfc0a0007 /* * I2C module. */ #define MCFI2C_BASE0 0xFC058000 #define MCFI2C_SIZE0 0x40 /****************************************************************************/ #endif /* m520xsim_h */