OXIESEC PANEL
- Current Dir:
/
/
usr
/
src
/
linux-headers-4.15.0-213
/
arch
/
arm64
/
include
/
asm
Server IP: 139.59.38.164
Upload:
Create Dir:
Name
Size
Modified
Perms
📁
..
-
05/09/2024 07:14:12 AM
rwxr-xr-x
📄
Kbuild
703 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
acenv.h
541 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
acpi.h
4.34 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
alternative.h
7.63 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
arch_gicv3.h
3.44 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
arch_timer.h
4.87 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
arm-cci.h
794 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
asm-bug.h
1.45 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
asm-offsets.h
35 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
asm-uaccess.h
2.09 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
assembler.h
13.51 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
atomic.h
8.35 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
atomic_ll_sc.h
10.61 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
atomic_lse.h
14.82 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
barrier.h
3.78 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
bitops.h
1.9 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
bitrev.h
452 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
boot.h
384 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
brk-imm.h
706 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
bug.h
1.09 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
cache.h
2.23 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
cacheflush.h
4.87 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
checksum.h
1.35 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
clocksource.h
192 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
cmpxchg.h
7.98 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
compat.h
7.15 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
compiler.h
1.18 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
cpu.h
1.84 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
cpu_ops.h
2.73 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
cpucaps.h
1.87 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
cpufeature.h
19.14 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
cpuidle.h
401 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
cputype.h
8.1 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
current.h
517 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
daifflags.h
1.59 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
dcc.h
1.36 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
debug-monitors.h
3.76 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
device.h
886 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
dma-mapping.h
2.42 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
dmi.h
850 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
efi.h
4.57 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
elf.h
5.7 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
esr.h
9.02 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
exception.h
1.21 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
exec.h
868 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
extable.h
815 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
fb.h
1000 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
fixmap.h
2.91 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
fpsimd.h
4.21 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
fpsimdmacros.h
5.62 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
ftrace.h
1.92 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
futex.h
3.41 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
hardirq.h
2.08 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
hugetlb.h
2.71 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
hw_breakpoint.h
4.46 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
hwcap.h
1.86 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
hypervisor.h
144 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
insn.h
16.03 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
io.h
7.72 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
irq.h
307 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
irq_work.h
228 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
irqflags.h
2.3 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
jump_label.h
1.68 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
kasan.h
1.16 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
kernel-pgtable.h
4.03 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
kexec.h
2.42 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
kgdb.h
3.79 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
kprobes.h
1.74 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
kvm_arm.h
8.38 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
kvm_asm.h
4.26 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
kvm_coproc.h
2.04 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
kvm_emulate.h
10.38 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
kvm_host.h
15.73 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
kvm_hyp.h
5.79 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
kvm_mmio.h
1.3 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
kvm_mmu.h
11.72 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
linkage.h
114 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
lse.h
1.26 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
memblock.h
720 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
memory.h
9.16 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
mmu.h
2.76 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
mmu_context.h
6.35 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
mmzone.h
266 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
module.h
2.8 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
neon.h
815 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
numa.h
1.33 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
page-def.h
1.17 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
page.h
1.61 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
paravirt.h
458 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
pci.h
878 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
percpu.h
7.48 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
perf_event.h
3.17 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
pgalloc.h
3.71 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
pgtable-hwdef.h
9.4 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
pgtable-prot.h
4.38 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
pgtable-types.h
1.84 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
pgtable.h
21.55 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
probes.h
1022 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
proc-fns.h
1.21 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
processor.h
6.52 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
ptdump.h
1.42 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
ptrace.h
9 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
sdei.h
1.46 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
seccomp.h
714 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
sections.h
1.46 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
shmparam.h
965 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
signal32.h
1.45 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
simd.h
1.39 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
smp.h
4.23 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
smp_plat.h
1.43 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
sparsemem.h
771 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
spinlock.h
3.33 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
spinlock_types.h
1.06 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
stack_pointer.h
247 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
stackprotector.h
1.11 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
stacktrace.h
2.53 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
stage2_pgtable-nopmd.h
1.3 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
stage2_pgtable-nopud.h
1.24 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
stage2_pgtable.h
4.89 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
stat.h
1.43 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
string.h
2.33 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
suspend.h
1.65 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
sync_bitops.h
1.11 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
syscall.h
2.87 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
sysreg.h
25.1 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
system_misc.h
1.86 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
thread_info.h
3.93 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
timex.h
883 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
tlb.h
2.22 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
tlbflush.h
5.38 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
topology.h
1.29 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
traps.h
3.33 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
uaccess.h
12.01 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
unistd.h
1.6 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
unistd32.h
27.53 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
uprobes.h
777 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
vdso.h
1.09 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
vdso_datapage.h
1.53 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
vectors.h
1.75 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
virt.h
3 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
vmap_stack.h
769 bytes
06/16/2023 05:32:39 PM
rw-r--r--
📄
word-at-a-time.h
2.22 KB
06/16/2023 05:32:39 PM
rw-r--r--
📁
xen
-
05/09/2024 07:14:16 AM
rwxr-xr-x
Editing: tlbflush.h
Close
/* * Based on arch/arm/include/asm/tlbflush.h * * Copyright (C) 1999-2003 Russell King * Copyright (C) 2012 ARM Ltd. * * This program is free software; you can redistribute it and/or modify * it under the terms of the GNU General Public License version 2 as * published by the Free Software Foundation. * * This program is distributed in the hope that it will be useful, * but WITHOUT ANY WARRANTY; without even the implied warranty of * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the * GNU General Public License for more details. * * You should have received a copy of the GNU General Public License * along with this program. If not, see <http://www.gnu.org/licenses/>. */ #ifndef __ASM_TLBFLUSH_H #define __ASM_TLBFLUSH_H #ifndef __ASSEMBLY__ #include <linux/sched.h> #include <asm/cputype.h> #include <asm/mmu.h> /* * Raw TLBI operations. * * Where necessary, use the __tlbi() macro to avoid asm() * boilerplate. Drivers and most kernel code should use the TLB * management routines in preference to the macro below. * * The macro can be used as __tlbi(op) or __tlbi(op, arg), depending * on whether a particular TLBI operation takes an argument or * not. The macros handles invoking the asm with or without the * register argument as appropriate. */ #define __TLBI_0(op, arg) asm ("tlbi " #op "\n" \ ALTERNATIVE("nop\n nop", \ "dsb ish\n tlbi " #op, \ ARM64_WORKAROUND_REPEAT_TLBI, \ CONFIG_QCOM_FALKOR_ERRATUM_1009) \ : : ) #define __TLBI_1(op, arg) asm ("tlbi " #op ", %0\n" \ ALTERNATIVE("nop\n nop", \ "dsb ish\n tlbi " #op ", %0", \ ARM64_WORKAROUND_REPEAT_TLBI, \ CONFIG_QCOM_FALKOR_ERRATUM_1009) \ : : "r" (arg)) #define __TLBI_N(op, arg, n, ...) __TLBI_##n(op, arg) #define __tlbi(op, ...) __TLBI_N(op, ##__VA_ARGS__, 1, 0) #define __tlbi_user(op, arg) do { \ if (arm64_kernel_unmapped_at_el0()) \ __tlbi(op, (arg) | USER_ASID_FLAG); \ } while (0) /* * TLB Management * ============== * * The TLB specific code is expected to perform whatever tests it needs * to determine if it should invalidate the TLB for each call. Start * addresses are inclusive and end addresses are exclusive; it is safe to * round these addresses down. * * flush_tlb_all() * * Invalidate the entire TLB. * * flush_tlb_mm(mm) * * Invalidate all TLB entries in a particular address space. * - mm - mm_struct describing address space * * flush_tlb_range(mm,start,end) * * Invalidate a range of TLB entries in the specified address * space. * - mm - mm_struct describing address space * - start - start address (may not be aligned) * - end - end address (exclusive, may not be aligned) * * flush_tlb_page(vaddr,vma) * * Invalidate the specified page in the specified address range. * - vaddr - virtual address (may not be aligned) * - vma - vma_struct describing address range * * flush_kern_tlb_page(kaddr) * * Invalidate the TLB entry for the specified page. The address * will be in the kernels virtual memory space. Current uses * only require the D-TLB to be invalidated. * - kaddr - Kernel virtual memory address */ static inline void local_flush_tlb_all(void) { dsb(nshst); __tlbi(vmalle1); dsb(nsh); isb(); } static inline void flush_tlb_all(void) { dsb(ishst); __tlbi(vmalle1is); dsb(ish); isb(); } static inline void flush_tlb_mm(struct mm_struct *mm) { unsigned long asid = ASID(mm) << 48; dsb(ishst); __tlbi(aside1is, asid); __tlbi_user(aside1is, asid); dsb(ish); } static inline void flush_tlb_page(struct vm_area_struct *vma, unsigned long uaddr) { unsigned long addr = uaddr >> 12 | (ASID(vma->vm_mm) << 48); dsb(ishst); __tlbi(vale1is, addr); __tlbi_user(vale1is, addr); dsb(ish); } /* * This is meant to avoid soft lock-ups on large TLB flushing ranges and not * necessarily a performance improvement. */ #define MAX_TLB_RANGE (1024UL << PAGE_SHIFT) static inline void __flush_tlb_range(struct vm_area_struct *vma, unsigned long start, unsigned long end, bool last_level) { unsigned long asid = ASID(vma->vm_mm) << 48; unsigned long addr; if ((end - start) > MAX_TLB_RANGE) { flush_tlb_mm(vma->vm_mm); return; } start = asid | (start >> 12); end = asid | (end >> 12); dsb(ishst); for (addr = start; addr < end; addr += 1 << (PAGE_SHIFT - 12)) { if (last_level) { __tlbi(vale1is, addr); __tlbi_user(vale1is, addr); } else { __tlbi(vae1is, addr); __tlbi_user(vae1is, addr); } } dsb(ish); } static inline void flush_tlb_range(struct vm_area_struct *vma, unsigned long start, unsigned long end) { __flush_tlb_range(vma, start, end, false); } static inline void flush_tlb_kernel_range(unsigned long start, unsigned long end) { unsigned long addr; if ((end - start) > MAX_TLB_RANGE) { flush_tlb_all(); return; } start >>= 12; end >>= 12; dsb(ishst); for (addr = start; addr < end; addr += 1 << (PAGE_SHIFT - 12)) __tlbi(vaae1is, addr); dsb(ish); isb(); } /* * Used to invalidate the TLB (walk caches) corresponding to intermediate page * table levels (pgd/pud/pmd). */ static inline void __flush_tlb_pgtable(struct mm_struct *mm, unsigned long uaddr) { unsigned long addr = uaddr >> 12 | (ASID(mm) << 48); __tlbi(vae1is, addr); __tlbi_user(vae1is, addr); dsb(ish); } #endif #endif