OXIESEC PANEL
- Current Dir:
/
/
usr
/
src
/
linux-headers-4.15.0-213
/
arch
/
arm64
/
include
/
asm
Server IP: 139.59.38.164
Upload:
Create Dir:
Name
Size
Modified
Perms
📁
..
-
05/09/2024 07:14:12 AM
rwxr-xr-x
📄
Kbuild
703 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
acenv.h
541 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
acpi.h
4.34 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
alternative.h
7.63 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
arch_gicv3.h
3.44 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
arch_timer.h
4.87 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
arm-cci.h
794 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
asm-bug.h
1.45 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
asm-offsets.h
35 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
asm-uaccess.h
2.09 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
assembler.h
13.51 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
atomic.h
8.35 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
atomic_ll_sc.h
10.61 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
atomic_lse.h
14.82 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
barrier.h
3.78 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
bitops.h
1.9 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
bitrev.h
452 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
boot.h
384 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
brk-imm.h
706 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
bug.h
1.09 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
cache.h
2.23 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
cacheflush.h
4.87 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
checksum.h
1.35 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
clocksource.h
192 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
cmpxchg.h
7.98 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
compat.h
7.15 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
compiler.h
1.18 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
cpu.h
1.84 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
cpu_ops.h
2.73 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
cpucaps.h
1.87 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
cpufeature.h
19.14 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
cpuidle.h
401 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
cputype.h
8.1 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
current.h
517 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
daifflags.h
1.59 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
dcc.h
1.36 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
debug-monitors.h
3.76 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
device.h
886 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
dma-mapping.h
2.42 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
dmi.h
850 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
efi.h
4.57 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
elf.h
5.7 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
esr.h
9.02 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
exception.h
1.21 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
exec.h
868 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
extable.h
815 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
fb.h
1000 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
fixmap.h
2.91 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
fpsimd.h
4.21 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
fpsimdmacros.h
5.62 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
ftrace.h
1.92 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
futex.h
3.41 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
hardirq.h
2.08 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
hugetlb.h
2.71 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
hw_breakpoint.h
4.46 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
hwcap.h
1.86 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
hypervisor.h
144 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
insn.h
16.03 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
io.h
7.72 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
irq.h
307 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
irq_work.h
228 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
irqflags.h
2.3 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
jump_label.h
1.68 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
kasan.h
1.16 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
kernel-pgtable.h
4.03 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
kexec.h
2.42 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
kgdb.h
3.79 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
kprobes.h
1.74 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
kvm_arm.h
8.38 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
kvm_asm.h
4.26 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
kvm_coproc.h
2.04 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
kvm_emulate.h
10.38 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
kvm_host.h
15.73 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
kvm_hyp.h
5.79 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
kvm_mmio.h
1.3 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
kvm_mmu.h
11.72 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
linkage.h
114 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
lse.h
1.26 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
memblock.h
720 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
memory.h
9.16 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
mmu.h
2.76 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
mmu_context.h
6.35 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
mmzone.h
266 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
module.h
2.8 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
neon.h
815 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
numa.h
1.33 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
page-def.h
1.17 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
page.h
1.61 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
paravirt.h
458 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
pci.h
878 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
percpu.h
7.48 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
perf_event.h
3.17 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
pgalloc.h
3.71 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
pgtable-hwdef.h
9.4 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
pgtable-prot.h
4.38 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
pgtable-types.h
1.84 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
pgtable.h
21.55 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
probes.h
1022 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
proc-fns.h
1.21 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
processor.h
6.52 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
ptdump.h
1.42 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
ptrace.h
9 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
sdei.h
1.46 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
seccomp.h
714 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
sections.h
1.46 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
shmparam.h
965 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
signal32.h
1.45 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
simd.h
1.39 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
smp.h
4.23 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
smp_plat.h
1.43 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
sparsemem.h
771 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
spinlock.h
3.33 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
spinlock_types.h
1.06 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
stack_pointer.h
247 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
stackprotector.h
1.11 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
stacktrace.h
2.53 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
stage2_pgtable-nopmd.h
1.3 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
stage2_pgtable-nopud.h
1.24 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
stage2_pgtable.h
4.89 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
stat.h
1.43 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
string.h
2.33 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
suspend.h
1.65 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
sync_bitops.h
1.11 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
syscall.h
2.87 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
sysreg.h
25.1 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
system_misc.h
1.86 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
thread_info.h
3.93 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
timex.h
883 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
tlb.h
2.22 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
tlbflush.h
5.38 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
topology.h
1.29 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
traps.h
3.33 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
uaccess.h
12.01 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
unistd.h
1.6 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
unistd32.h
27.53 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
uprobes.h
777 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
vdso.h
1.09 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
vdso_datapage.h
1.53 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
vectors.h
1.75 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
virt.h
3 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
vmap_stack.h
769 bytes
06/16/2023 05:32:39 PM
rw-r--r--
📄
word-at-a-time.h
2.22 KB
06/16/2023 05:32:39 PM
rw-r--r--
📁
xen
-
05/09/2024 07:14:16 AM
rwxr-xr-x
Editing: mmu_context.h
Close
/* * Based on arch/arm/include/asm/mmu_context.h * * Copyright (C) 1996 Russell King. * Copyright (C) 2012 ARM Ltd. * * This program is free software; you can redistribute it and/or modify * it under the terms of the GNU General Public License version 2 as * published by the Free Software Foundation. * * This program is distributed in the hope that it will be useful, * but WITHOUT ANY WARRANTY; without even the implied warranty of * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the * GNU General Public License for more details. * * You should have received a copy of the GNU General Public License * along with this program. If not, see <http://www.gnu.org/licenses/>. */ #ifndef __ASM_MMU_CONTEXT_H #define __ASM_MMU_CONTEXT_H #ifndef __ASSEMBLY__ #include <linux/compiler.h> #include <linux/sched.h> #include <linux/sched/hotplug.h> #include <linux/mm_types.h> #include <asm/cacheflush.h> #include <asm/cpufeature.h> #include <asm/proc-fns.h> #include <asm-generic/mm_hooks.h> #include <asm/cputype.h> #include <asm/pgtable.h> #include <asm/sysreg.h> #include <asm/tlbflush.h> static inline void contextidr_thread_switch(struct task_struct *next) { if (!IS_ENABLED(CONFIG_PID_IN_CONTEXTIDR)) return; write_sysreg(task_pid_nr(next), contextidr_el1); isb(); } /* * Set TTBR0 to empty_zero_page. No translations will be possible via TTBR0. */ static inline void cpu_set_reserved_ttbr0(void) { unsigned long ttbr = __pa_symbol(empty_zero_page); write_sysreg(ttbr, ttbr0_el1); isb(); } static inline void cpu_switch_mm(pgd_t *pgd, struct mm_struct *mm) { BUG_ON(pgd == swapper_pg_dir); cpu_set_reserved_ttbr0(); cpu_do_switch_mm(virt_to_phys(pgd),mm); } /* * TCR.T0SZ value to use when the ID map is active. Usually equals * TCR_T0SZ(VA_BITS), unless system RAM is positioned very high in * physical memory, in which case it will be smaller. */ extern u64 idmap_t0sz; static inline bool __cpu_uses_extended_idmap(void) { return (!IS_ENABLED(CONFIG_ARM64_VA_BITS_48) && unlikely(idmap_t0sz != TCR_T0SZ(VA_BITS))); } /* * Set TCR.T0SZ to its default value (based on VA_BITS) */ static inline void __cpu_set_tcr_t0sz(unsigned long t0sz) { unsigned long tcr; if (!__cpu_uses_extended_idmap()) return; tcr = read_sysreg(tcr_el1); tcr &= ~TCR_T0SZ_MASK; tcr |= t0sz << TCR_T0SZ_OFFSET; write_sysreg(tcr, tcr_el1); isb(); } #define cpu_set_default_tcr_t0sz() __cpu_set_tcr_t0sz(TCR_T0SZ(VA_BITS)) #define cpu_set_idmap_tcr_t0sz() __cpu_set_tcr_t0sz(idmap_t0sz) /* * Remove the idmap from TTBR0_EL1 and install the pgd of the active mm. * * The idmap lives in the same VA range as userspace, but uses global entries * and may use a different TCR_EL1.T0SZ. To avoid issues resulting from * speculative TLB fetches, we must temporarily install the reserved page * tables while we invalidate the TLBs and set up the correct TCR_EL1.T0SZ. * * If current is a not a user task, the mm covers the TTBR1_EL1 page tables, * which should not be installed in TTBR0_EL1. In this case we can leave the * reserved page tables in place. */ static inline void cpu_uninstall_idmap(void) { struct mm_struct *mm = current->active_mm; cpu_set_reserved_ttbr0(); local_flush_tlb_all(); cpu_set_default_tcr_t0sz(); if (mm != &init_mm && !system_uses_ttbr0_pan()) cpu_switch_mm(mm->pgd, mm); } static inline void cpu_install_idmap(void) { cpu_set_reserved_ttbr0(); local_flush_tlb_all(); cpu_set_idmap_tcr_t0sz(); cpu_switch_mm(lm_alias(idmap_pg_dir), &init_mm); } /* * Atomically replaces the active TTBR1_EL1 PGD with a new VA-compatible PGD, * avoiding the possibility of conflicting TLB entries being allocated. */ static inline void cpu_replace_ttbr1(pgd_t *pgd) { typedef void (ttbr_replace_func)(phys_addr_t); extern ttbr_replace_func idmap_cpu_replace_ttbr1; ttbr_replace_func *replace_phys; phys_addr_t pgd_phys = virt_to_phys(pgd); replace_phys = (void *)__pa_symbol(idmap_cpu_replace_ttbr1); cpu_install_idmap(); replace_phys(pgd_phys); cpu_uninstall_idmap(); } /* * It would be nice to return ASIDs back to the allocator, but unfortunately * that introduces a race with a generation rollover where we could erroneously * free an ASID allocated in a future generation. We could workaround this by * freeing the ASID from the context of the dying mm (e.g. in arch_exit_mmap), * but we'd then need to make sure that we didn't dirty any TLBs afterwards. * Setting a reserved TTBR0 or EPD0 would work, but it all gets ugly when you * take CPU migration into account. */ #define destroy_context(mm) do { } while(0) void check_and_switch_context(struct mm_struct *mm, unsigned int cpu); #define init_new_context(tsk,mm) ({ atomic64_set(&(mm)->context.id, 0); 0; }) #ifdef CONFIG_ARM64_SW_TTBR0_PAN static inline void update_saved_ttbr0(struct task_struct *tsk, struct mm_struct *mm) { u64 ttbr; if (!system_uses_ttbr0_pan()) return; if (mm == &init_mm) ttbr = __pa_symbol(empty_zero_page); else ttbr = virt_to_phys(mm->pgd) | ASID(mm) << 48; WRITE_ONCE(task_thread_info(tsk)->ttbr0, ttbr); } #else static inline void update_saved_ttbr0(struct task_struct *tsk, struct mm_struct *mm) { } #endif static inline void enter_lazy_tlb(struct mm_struct *mm, struct task_struct *tsk) { /* * We don't actually care about the ttbr0 mapping, so point it at the * zero page. */ update_saved_ttbr0(tsk, &init_mm); } static inline void __switch_mm(struct mm_struct *next) { unsigned int cpu = smp_processor_id(); /* * init_mm.pgd does not contain any user mappings and it is always * active for kernel addresses in TTBR1. Just set the reserved TTBR0. */ if (next == &init_mm) { cpu_set_reserved_ttbr0(); return; } check_and_switch_context(next, cpu); } static inline void switch_mm(struct mm_struct *prev, struct mm_struct *next, struct task_struct *tsk) { if (prev != next) __switch_mm(next); /* * Update the saved TTBR0_EL1 of the scheduled-in task as the previous * value may have not been initialised yet (activate_mm caller) or the * ASID has changed since the last run (following the context switch * of another thread of the same process). */ update_saved_ttbr0(tsk, next); } #define deactivate_mm(tsk,mm) do { } while (0) #define activate_mm(prev,next) switch_mm(prev, next, current) void verify_cpu_asid_bits(void); void post_ttbr_update_workaround(void); #endif /* !__ASSEMBLY__ */ #endif /* !__ASM_MMU_CONTEXT_H */