OXIESEC PANEL
- Current Dir:
/
/
usr
/
src
/
linux-headers-4.15.0-213
/
arch
/
sparc
/
include
/
asm
Server IP: 139.59.38.164
Upload:
Create Dir:
Name
Size
Modified
Perms
📁
..
-
05/09/2024 07:14:13 AM
rwxr-xr-x
📄
Kbuild
491 bytes
06/16/2023 05:32:39 PM
rw-r--r--
📄
agp.h
434 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
apb.h
1.06 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
asm-offsets.h
35 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
asm-prototypes.h
727 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
asm.h
1.08 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
asmmacro.h
1.16 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
atomic.h
219 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
atomic_32.h
2.26 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
atomic_64.h
3.34 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
auxio.h
310 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
auxio_32.h
2.55 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
auxio_64.h
3.18 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
backoff.h
2.7 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
barrier.h
223 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
barrier_32.h
160 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
barrier_64.h
1.96 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
bbc.h
9.76 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
bitext.h
631 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
bitops.h
219 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
bitops_32.h
2.79 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
bitops_64.h
1.64 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
btext.h
145 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
bug.h
588 bytes
06/16/2023 05:32:39 PM
rw-r--r--
📄
bugs.h
404 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
cache.h
649 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
cacheflush.h
373 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
cacheflush_32.h
1.97 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
cacheflush_64.h
2.56 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
cachetlb_32.h
882 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
chafsr.h
9.48 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
checksum.h
227 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
checksum_32.h
6.81 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
checksum_64.h
4.4 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
chmctrl.h
7.91 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
clock.h
231 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
clocksource.h
407 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
cmpxchg.h
223 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
cmpxchg_32.h
2.4 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
cmpxchg_64.h
5.13 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
compat.h
6.45 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
compat_signal.h
565 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
contregs.h
1.9 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
cpu_type.h
579 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
cpudata.h
378 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
cpudata_32.h
729 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
cpudata_64.h
1.13 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
current.h
991 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
dcr.h
728 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
dcu.h
1.48 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
delay.h
215 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
delay_32.h
907 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
delay_64.h
403 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
device.h
565 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
dma-mapping.h
632 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
dma.h
6.6 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
ebus_dma.h
1.07 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
ecc.h
4.34 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
eeprom.h
254 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
elf.h
207 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
elf_32.h
3.19 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
elf_64.h
6.47 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
estate.h
2.23 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
extable_64.h
727 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
fb.h
680 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
fbio.h
2.26 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
fhc.h
4.43 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
floppy.h
219 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
floppy_32.h
9.74 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
floppy_64.h
18.83 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
fpumacro.h
710 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
ftrace.h
800 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
futex.h
215 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
futex_32.h
82 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
futex_64.h
2.15 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
hardirq.h
223 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
hardirq_32.h
334 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
hardirq_64.h
417 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
head.h
211 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
head_32.h
2.56 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
head_64.h
2.13 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
hibernate.h
421 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
highmem.h
2.02 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
hugetlb.h
2.09 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
hvtramp.h
782 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
hw_irq.h
88 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
hypervisor.h
110.71 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
ide.h
2.19 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
idprom.h
656 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
intr_queue.h
794 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
io-unit.h
2.41 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
io.h
620 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
io_32.h
3.51 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
io_64.h
10.66 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
ioctls.h
358 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
iommu.h
215 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
iommu_32.h
5.73 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
iommu_64.h
2.43 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
irq.h
207 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
irq_32.h
526 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
irq_64.h
3.06 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
irqflags.h
227 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
irqflags_32.h
1.03 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
irqflags_64.h
1.91 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
jump_label.h
1.01 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
kdebug.h
219 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
kdebug_32.h
1.99 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
kdebug_64.h
393 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
kgdb.h
1014 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
kmap_types.h
233 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
kprobes.h
1.41 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
ldc.h
4.37 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
leon.h
7.37 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
leon_amba.h
8.09 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
leon_pci.h
512 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
lsu.h
1.04 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
machines.h
1.5 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
mbus.h
2.93 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
mc146818rtc.h
298 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
mc146818rtc_32.h
699 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
mc146818rtc_64.h
689 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
mdesc.h
2.99 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
memctrl.h
311 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
mman.h
304 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
mmu.h
207 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
mmu_32.h
209 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
mmu_64.h
3.14 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
mmu_context.h
239 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
mmu_context_32.h
1.07 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
mmu_context_64.h
4.15 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
mmzone.h
393 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
msi.h
774 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
mxcc.h
4.33 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
nmi.h
354 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
ns87303.h
3.22 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
obio.h
6.26 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
openprom.h
7.3 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
oplib.h
215 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
oplib_32.h
5.92 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
oplib_64.h
8.12 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
page.h
274 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
page_32.h
3.91 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
page_64.h
4.49 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
parport.h
5.68 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
pbm.h
1.47 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
pci.h
207 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
pci_32.h
1.09 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
pci_64.h
1.49 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
pcic.h
5.77 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
pcr.h
1.85 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
percpu.h
219 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
percpu_32.h
168 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
percpu_64.h
515 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
perf_event.h
802 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
pgalloc.h
223 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
pgalloc_32.h
1.91 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
pgalloc_64.h
2.85 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
pgtable.h
223 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
pgtable_32.h
11.35 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
pgtable_64.h
30.71 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
pgtsrmmu.h
6.05 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
pil.h
1.08 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
processor.h
231 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
processor_32.h
3.13 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
processor_64.h
7.58 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
prom.h
2.02 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
psr.h
1.38 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
ptrace.h
4.19 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
qrwlock.h
205 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
qspinlock.h
215 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
ross.h
5.52 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
sbi.h
3.34 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
scratchpad.h
547 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
seccomp.h
225 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
sections.h
289 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
setup.h
1.52 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
sfafsr.h
3.14 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
sfp-machine.h
239 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
sfp-machine_32.h
6.79 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
sfp-machine_64.h
3.1 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
shmparam.h
227 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
shmparam_32.h
253 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
shmparam_64.h
306 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
sigcontext.h
2.55 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
signal.h
835 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
smp.h
207 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
smp_32.h
3.29 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
smp_64.h
1.84 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
sparsemem.h
349 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
spinlock.h
227 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
spinlock_32.h
4.22 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
spinlock_64.h
409 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
spinlock_types.h
549 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
spitfire.h
9.73 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
stacktrace.h
166 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
starfire.h
418 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
string.h
1.13 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
string_32.h
405 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
string_64.h
505 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
sunbpp.h
3.27 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
swift.h
3.07 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
switch_to.h
231 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
switch_to_32.h
3.53 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
switch_to_64.h
2.58 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
syscall.h
3.41 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
syscalls.h
307 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
termbits.h
198 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
termios.h
4.94 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
thread_info.h
239 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
thread_info_32.h
3.66 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
thread_info_64.h
7.84 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
timer.h
215 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
timer_32.h
1.18 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
timer_64.h
2.37 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
timex.h
215 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
timex_32.h
266 bytes
06/16/2023 05:32:39 PM
rw-r--r--
📄
timex_64.h
423 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
tlb.h
207 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
tlb_32.h
520 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
tlb_64.h
913 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
tlbflush.h
227 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
tlbflush_32.h
621 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
tlbflush_64.h
1.73 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
topology.h
227 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
topology_32.h
170 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
topology_64.h
1.51 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
trap_block.h
6.51 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
traps.h
577 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
tsb.h
12.17 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
tsunami.h
1.85 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
ttable.h
20.08 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
turbosparc.h
3.78 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
uaccess.h
363 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
uaccess_32.h
8.31 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
uaccess_64.h
6.05 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
unaligned.h
339 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
unistd.h
1.37 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
upa.h
3.72 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
uprobes.h
1.86 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
user.h
102 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
vaddrs.h
2.02 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
vdso.h
662 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
vga.h
964 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
viking.h
8.14 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
vio.h
11.81 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
visasm.h
1.51 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
vvar.h
1.52 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
winmacro.h
4.66 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
xor.h
207 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
xor_32.h
7.31 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
xor_64.h
2.5 KB
01/28/2018 09:20:33 PM
rw-r--r--
Editing: bbc.h
Close
/* SPDX-License-Identifier: GPL-2.0 */ /* * bbc.h: Defines for BootBus Controller found on UltraSPARC-III * systems. * * Copyright (C) 2000 David S. Miller (davem@redhat.com) */ #ifndef _SPARC64_BBC_H #define _SPARC64_BBC_H /* Register sizes are indicated by "B" (Byte, 1-byte), * "H" (Half-word, 2 bytes), "W" (Word, 4 bytes) or * "Q" (Quad, 8 bytes) inside brackets. */ #define BBC_AID 0x00 /* [B] Agent ID */ #define BBC_DEVP 0x01 /* [B] Device Present */ #define BBC_ARB 0x02 /* [B] Arbitration */ #define BBC_QUIESCE 0x03 /* [B] Quiesce */ #define BBC_WDACTION 0x04 /* [B] Watchdog Action */ #define BBC_SPG 0x06 /* [B] Soft POR Gen */ #define BBC_SXG 0x07 /* [B] Soft XIR Gen */ #define BBC_PSRC 0x08 /* [W] POR Source */ #define BBC_XSRC 0x0c /* [B] XIR Source */ #define BBC_CSC 0x0d /* [B] Clock Synthesizers Control*/ #define BBC_ES_CTRL 0x0e /* [H] Energy Star Control */ #define BBC_ES_ACT 0x10 /* [W] E* Assert Change Time */ #define BBC_ES_DACT 0x14 /* [B] E* De-Assert Change Time */ #define BBC_ES_DABT 0x15 /* [B] E* De-Assert Bypass Time */ #define BBC_ES_ABT 0x16 /* [H] E* Assert Bypass Time */ #define BBC_ES_PST 0x18 /* [W] E* PLL Settle Time */ #define BBC_ES_FSL 0x1c /* [W] E* Frequency Switch Latency*/ #define BBC_EBUST 0x20 /* [Q] EBUS Timing */ #define BBC_JTAG_CMD 0x28 /* [W] JTAG+ Command */ #define BBC_JTAG_CTRL 0x2c /* [B] JTAG+ Control */ #define BBC_I2C_SEL 0x2d /* [B] I2C Selection */ #define BBC_I2C_0_S1 0x2e /* [B] I2C ctrlr-0 reg S1 */ #define BBC_I2C_0_S0 0x2f /* [B] I2C ctrlr-0 regs S0,S0',S2,S3*/ #define BBC_I2C_1_S1 0x30 /* [B] I2C ctrlr-1 reg S1 */ #define BBC_I2C_1_S0 0x31 /* [B] I2C ctrlr-1 regs S0,S0',S2,S3*/ #define BBC_KBD_BEEP 0x32 /* [B] Keyboard Beep */ #define BBC_KBD_BCNT 0x34 /* [W] Keyboard Beep Counter */ #define BBC_REGS_SIZE 0x40 /* There is a 2K scratch ram area at offset 0x80000 but I doubt * we will use it for anything. */ /* Agent ID register. This register shows the Safari Agent ID * for the processors. The value returned depends upon which * cpu is reading the register. */ #define BBC_AID_ID 0x07 /* Safari ID */ #define BBC_AID_RESV 0xf8 /* Reserved */ /* Device Present register. One can determine which cpus are actually * present in the machine by interrogating this register. */ #define BBC_DEVP_CPU0 0x01 /* Processor 0 present */ #define BBC_DEVP_CPU1 0x02 /* Processor 1 present */ #define BBC_DEVP_CPU2 0x04 /* Processor 2 present */ #define BBC_DEVP_CPU3 0x08 /* Processor 3 present */ #define BBC_DEVP_RESV 0xf0 /* Reserved */ /* Arbitration register. This register is used to block access to * the BBC from a particular cpu. */ #define BBC_ARB_CPU0 0x01 /* Enable cpu 0 BBC arbitratrion */ #define BBC_ARB_CPU1 0x02 /* Enable cpu 1 BBC arbitratrion */ #define BBC_ARB_CPU2 0x04 /* Enable cpu 2 BBC arbitratrion */ #define BBC_ARB_CPU3 0x08 /* Enable cpu 3 BBC arbitratrion */ #define BBC_ARB_RESV 0xf0 /* Reserved */ /* Quiesce register. Bus and BBC segments for cpus can be disabled * with this register, ie. for hot plugging. */ #define BBC_QUIESCE_S02 0x01 /* Quiesce Safari segment for cpu 0 and 2 */ #define BBC_QUIESCE_S13 0x02 /* Quiesce Safari segment for cpu 1 and 3 */ #define BBC_QUIESCE_B02 0x04 /* Quiesce BBC segment for cpu 0 and 2 */ #define BBC_QUIESCE_B13 0x08 /* Quiesce BBC segment for cpu 1 and 3 */ #define BBC_QUIESCE_FD0 0x10 /* Disable Fatal_Error[0] reporting */ #define BBC_QUIESCE_FD1 0x20 /* Disable Fatal_Error[1] reporting */ #define BBC_QUIESCE_FD2 0x40 /* Disable Fatal_Error[2] reporting */ #define BBC_QUIESCE_FD3 0x80 /* Disable Fatal_Error[3] reporting */ /* Watchdog Action register. When the watchdog device timer expires * a line is enabled to the BBC. The action BBC takes when this line * is asserted can be controlled by this regiser. */ #define BBC_WDACTION_RST 0x01 /* When set, watchdog causes system reset. * When clear, BBC ignores watchdog signal. */ #define BBC_WDACTION_RESV 0xfe /* Reserved */ /* Soft_POR_GEN register. The POR (Power On Reset) signal may be asserted * for specific processors or all processors via this register. */ #define BBC_SPG_CPU0 0x01 /* Assert POR for processor 0 */ #define BBC_SPG_CPU1 0x02 /* Assert POR for processor 1 */ #define BBC_SPG_CPU2 0x04 /* Assert POR for processor 2 */ #define BBC_SPG_CPU3 0x08 /* Assert POR for processor 3 */ #define BBC_SPG_CPUALL 0x10 /* Reset all processors and reset * the entire system. */ #define BBC_SPG_RESV 0xe0 /* Reserved */ /* Soft_XIR_GEN register. The XIR (eXternally Initiated Reset) signal * may be asserted to specific processors via this register. */ #define BBC_SXG_CPU0 0x01 /* Assert XIR for processor 0 */ #define BBC_SXG_CPU1 0x02 /* Assert XIR for processor 1 */ #define BBC_SXG_CPU2 0x04 /* Assert XIR for processor 2 */ #define BBC_SXG_CPU3 0x08 /* Assert XIR for processor 3 */ #define BBC_SXG_RESV 0xf0 /* Reserved */ /* POR Source register. One may identify the cause of the most recent * reset by reading this register. */ #define BBC_PSRC_SPG0 0x0001 /* CPU 0 reset via BBC_SPG register */ #define BBC_PSRC_SPG1 0x0002 /* CPU 1 reset via BBC_SPG register */ #define BBC_PSRC_SPG2 0x0004 /* CPU 2 reset via BBC_SPG register */ #define BBC_PSRC_SPG3 0x0008 /* CPU 3 reset via BBC_SPG register */ #define BBC_PSRC_SPGSYS 0x0010 /* System reset via BBC_SPG register */ #define BBC_PSRC_JTAG 0x0020 /* System reset via JTAG+ */ #define BBC_PSRC_BUTTON 0x0040 /* System reset via push-button dongle */ #define BBC_PSRC_PWRUP 0x0080 /* System reset via power-up */ #define BBC_PSRC_FE0 0x0100 /* CPU 0 reported Fatal_Error */ #define BBC_PSRC_FE1 0x0200 /* CPU 1 reported Fatal_Error */ #define BBC_PSRC_FE2 0x0400 /* CPU 2 reported Fatal_Error */ #define BBC_PSRC_FE3 0x0800 /* CPU 3 reported Fatal_Error */ #define BBC_PSRC_FE4 0x1000 /* Schizo reported Fatal_Error */ #define BBC_PSRC_FE5 0x2000 /* Safari device 5 reported Fatal_Error */ #define BBC_PSRC_FE6 0x4000 /* CPMS reported Fatal_Error */ #define BBC_PSRC_SYNTH 0x8000 /* System reset when on-board clock synthesizers * were updated. */ #define BBC_PSRC_WDT 0x10000 /* System reset via Super I/O watchdog */ #define BBC_PSRC_RSC 0x20000 /* System reset via RSC remote monitoring * device */ /* XIR Source register. The source of an XIR event sent to a processor may * be determined via this register. */ #define BBC_XSRC_SXG0 0x01 /* CPU 0 received XIR via Soft_XIR_GEN reg */ #define BBC_XSRC_SXG1 0x02 /* CPU 1 received XIR via Soft_XIR_GEN reg */ #define BBC_XSRC_SXG2 0x04 /* CPU 2 received XIR via Soft_XIR_GEN reg */ #define BBC_XSRC_SXG3 0x08 /* CPU 3 received XIR via Soft_XIR_GEN reg */ #define BBC_XSRC_JTAG 0x10 /* All CPUs received XIR via JTAG+ */ #define BBC_XSRC_W_OR_B 0x20 /* All CPUs received XIR either because: * a) Super I/O watchdog fired, or * b) XIR push button was activated */ #define BBC_XSRC_RESV 0xc0 /* Reserved */ /* Clock Synthesizers Control register. This register provides the big-bang * programming interface to the two clock synthesizers of the machine. */ #define BBC_CSC_SLOAD 0x01 /* Directly connected to S_LOAD pins */ #define BBC_CSC_SDATA 0x02 /* Directly connected to S_DATA pins */ #define BBC_CSC_SCLOCK 0x04 /* Directly connected to S_CLOCK pins */ #define BBC_CSC_RESV 0x78 /* Reserved */ #define BBC_CSC_RST 0x80 /* Generate system reset when S_LOAD==1 */ /* Energy Star Control register. This register is used to generate the * clock frequency change trigger to the main system devices (Schizo and * the processors). The transition occurs when bits in this register * go from 0 to 1, only one bit must be set at once else no action * occurs. Basically the sequence of events is: * a) Choose new frequency: full, 1/2 or 1/32 * b) Program this desired frequency into the cpus and Schizo. * c) Set the same value in this register. * d) 16 system clocks later, clear this register. */ #define BBC_ES_CTRL_1_1 0x01 /* Full frequency */ #define BBC_ES_CTRL_1_2 0x02 /* 1/2 frequency */ #define BBC_ES_CTRL_1_32 0x20 /* 1/32 frequency */ #define BBC_ES_RESV 0xdc /* Reserved */ /* Energy Star Assert Change Time register. This determines the number * of BBC clock cycles (which is half the system frequency) between * the detection of FREEZE_ACK being asserted and the assertion of * the CLK_CHANGE_L[2:0] signals. */ #define BBC_ES_ACT_VAL 0xff /* Energy Star Assert Bypass Time register. This determines the number * of BBC clock cycles (which is half the system frequency) between * the assertion of the CLK_CHANGE_L[2:0] signals and the assertion of * the ESTAR_PLL_BYPASS signal. */ #define BBC_ES_ABT_VAL 0xffff /* Energy Star PLL Settle Time register. This determines the number of * BBC clock cycles (which is half the system frequency) between the * de-assertion of CLK_CHANGE_L[2:0] and the de-assertion of the FREEZE_L * signal. */ #define BBC_ES_PST_VAL 0xffffffff /* Energy Star Frequency Switch Latency register. This is the number of * BBC clocks between the de-assertion of CLK_CHANGE_L[2:0] and the first * edge of the Safari clock at the new frequency. */ #define BBC_ES_FSL_VAL 0xffffffff /* Keyboard Beep control register. This is a simple enabler for the audio * beep sound. */ #define BBC_KBD_BEEP_ENABLE 0x01 /* Enable beep */ #define BBC_KBD_BEEP_RESV 0xfe /* Reserved */ /* Keyboard Beep Counter register. There is a free-running counter inside * the BBC which runs at half the system clock. The bit set in this register * determines when the audio sound is generated. So for example if bit * 10 is set, the audio beep will oscillate at 1/(2**12). The keyboard beep * generator automatically selects a different bit to use if the system clock * is changed via Energy Star. */ #define BBC_KBD_BCNT_BITS 0x0007fc00 #define BBC_KBC_BCNT_RESV 0xfff803ff #endif /* _SPARC64_BBC_H */