OXIESEC PANEL
- Current Dir:
/
/
usr
/
src
/
linux-headers-4.15.0-197
/
arch
/
xtensa
/
include
/
asm
Server IP: 139.59.38.164
Upload:
Create Dir:
Name
Size
Modified
Perms
📁
..
-
11/17/2022 06:42:16 AM
rwxr-xr-x
📄
Kbuild
685 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
asm-offsets.h
35 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
asm-uaccess.h
4.11 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
asmmacro.h
2.76 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
atomic.h
7.38 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
barrier.h
542 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
bitops.h
5.08 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
bootparam.h
1.37 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
bugs.h
451 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
cache.h
969 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
cacheasm.h
3.77 KB
11/01/2022 04:52:05 PM
rw-r--r--
📄
cacheflush.h
5.76 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
checksum.h
6 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
cmpxchg.h
3.9 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
coprocessor.h
5.05 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
current.h
675 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
delay.h
1.63 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
dma-mapping.h
855 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
dma.h
1.79 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
elf.h
5.75 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
fixmap.h
2.5 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
flat.h
686 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
ftrace.h
979 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
futex.h
2.59 KB
11/01/2022 04:52:05 PM
rw-r--r--
📄
highmem.h
2.33 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
hw_breakpoint.h
1.45 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
hw_irq.h
320 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
initialize_mmu.h
4.58 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
io.h
2.09 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
irq.h
1.46 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
irqflags.h
1.99 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
kmem_layout.h
2.07 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
mmu.h
462 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
mmu_context.h
3.62 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
module.h
525 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
mxregs.h
1.3 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
nommu_context.h
602 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
page.h
5.69 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
pci-bridge.h
2.16 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
pci.h
1.37 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
perf_event.h
108 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
pgalloc.h
1.84 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
pgtable.h
14.89 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
platform.h
1.75 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
processor.h
7.44 KB
11/01/2022 04:52:05 PM
rw-r--r--
📄
ptrace.h
3.74 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
regs.h
3.87 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
segment.h
376 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
serial.h
443 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
shmparam.h
561 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
signal.h
502 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
smp.h
967 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
spinlock.h
4.6 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
spinlock_types.h
412 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
stacktrace.h
1.13 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
string.h
2.65 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
switch_to.h
601 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
syscall.h
982 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
sysmem.h
426 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
thread_info.h
3.62 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
timex.h
1.79 KB
11/01/2022 04:52:05 PM
rw-r--r--
📄
tlb.h
1.1 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
tlbflush.h
5.53 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
traps.h
1.87 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
types.h
501 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
uaccess.h
8.67 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
ucontext.h
540 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
unaligned.h
864 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
unistd.h
639 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
user.h
507 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
vectors.h
4.05 KB
11/01/2022 04:52:05 PM
rw-r--r--
📄
vga.h
434 bytes
01/28/2018 09:20:33 PM
rw-r--r--
Editing: delay.h
Close
/* * include/asm-xtensa/delay.h * * This file is subject to the terms and conditions of the GNU General Public * License. See the file "COPYING" in the main directory of this archive * for more details. * * Copyright (C) 2001 - 2005 Tensilica Inc. * */ #ifndef _XTENSA_DELAY_H #define _XTENSA_DELAY_H #include <asm/timex.h> #include <asm/param.h> extern unsigned long loops_per_jiffy; static inline void __delay(unsigned long loops) { if (__builtin_constant_p(loops) && loops < 2) __asm__ __volatile__ ("nop"); else if (loops >= 2) /* 2 cycles per loop. */ __asm__ __volatile__ ("1: addi %0, %0, -2; bgeui %0, 2, 1b" : "+r" (loops)); } /* Undefined function to get compile-time error */ void __bad_udelay(void); void __bad_ndelay(void); #define __MAX_UDELAY 30000 #define __MAX_NDELAY 30000 static inline void __udelay(unsigned long usecs) { unsigned long start = get_ccount(); unsigned long cycles = (usecs * (ccount_freq >> 15)) >> 5; /* Note: all variables are unsigned (can wrap around)! */ while (((unsigned long)get_ccount()) - start < cycles) cpu_relax(); } static inline void udelay(unsigned long usec) { if (__builtin_constant_p(usec) && usec >= __MAX_UDELAY) __bad_udelay(); else __udelay(usec); } static inline void __ndelay(unsigned long nsec) { /* * Inner shift makes sure multiplication doesn't overflow * for legitimate nsec values */ unsigned long cycles = (nsec * (ccount_freq >> 15)) >> 15; __delay(cycles); } #define ndelay(n) ndelay(n) static inline void ndelay(unsigned long nsec) { if (__builtin_constant_p(nsec) && nsec >= __MAX_NDELAY) __bad_ndelay(); else __ndelay(nsec); } #endif