OXIESEC PANEL
- Current Dir:
/
/
usr
/
src
/
linux-headers-4.15.0-197
/
arch
/
xtensa
/
include
/
asm
Server IP: 139.59.38.164
Upload:
Create Dir:
Name
Size
Modified
Perms
📁
..
-
11/17/2022 06:42:16 AM
rwxr-xr-x
📄
Kbuild
685 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
asm-offsets.h
35 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
asm-uaccess.h
4.11 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
asmmacro.h
2.76 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
atomic.h
7.38 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
barrier.h
542 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
bitops.h
5.08 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
bootparam.h
1.37 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
bugs.h
451 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
cache.h
969 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
cacheasm.h
3.77 KB
11/01/2022 04:52:05 PM
rw-r--r--
📄
cacheflush.h
5.76 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
checksum.h
6 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
cmpxchg.h
3.9 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
coprocessor.h
5.05 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
current.h
675 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
delay.h
1.63 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
dma-mapping.h
855 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
dma.h
1.79 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
elf.h
5.75 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
fixmap.h
2.5 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
flat.h
686 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
ftrace.h
979 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
futex.h
2.59 KB
11/01/2022 04:52:05 PM
rw-r--r--
📄
highmem.h
2.33 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
hw_breakpoint.h
1.45 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
hw_irq.h
320 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
initialize_mmu.h
4.58 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
io.h
2.09 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
irq.h
1.46 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
irqflags.h
1.99 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
kmem_layout.h
2.07 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
mmu.h
462 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
mmu_context.h
3.62 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
module.h
525 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
mxregs.h
1.3 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
nommu_context.h
602 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
page.h
5.69 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
pci-bridge.h
2.16 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
pci.h
1.37 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
perf_event.h
108 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
pgalloc.h
1.84 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
pgtable.h
14.89 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
platform.h
1.75 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
processor.h
7.44 KB
11/01/2022 04:52:05 PM
rw-r--r--
📄
ptrace.h
3.74 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
regs.h
3.87 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
segment.h
376 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
serial.h
443 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
shmparam.h
561 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
signal.h
502 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
smp.h
967 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
spinlock.h
4.6 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
spinlock_types.h
412 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
stacktrace.h
1.13 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
string.h
2.65 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
switch_to.h
601 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
syscall.h
982 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
sysmem.h
426 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
thread_info.h
3.62 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
timex.h
1.79 KB
11/01/2022 04:52:05 PM
rw-r--r--
📄
tlb.h
1.1 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
tlbflush.h
5.53 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
traps.h
1.87 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
types.h
501 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
uaccess.h
8.67 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
ucontext.h
540 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
unaligned.h
864 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
unistd.h
639 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
user.h
507 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
vectors.h
4.05 KB
11/01/2022 04:52:05 PM
rw-r--r--
📄
vga.h
434 bytes
01/28/2018 09:20:33 PM
rw-r--r--
Editing: cmpxchg.h
Close
/* * Atomic xchg and cmpxchg operations. * * This file is subject to the terms and conditions of the GNU General Public * License. See the file "COPYING" in the main directory of this archive * for more details. * * Copyright (C) 2001 - 2005 Tensilica Inc. */ #ifndef _XTENSA_CMPXCHG_H #define _XTENSA_CMPXCHG_H #ifndef __ASSEMBLY__ #include <linux/stringify.h> /* * cmpxchg */ static inline unsigned long __cmpxchg_u32(volatile int *p, int old, int new) { #if XCHAL_HAVE_S32C1I __asm__ __volatile__( " wsr %2, scompare1\n" " s32c1i %0, %1, 0\n" : "+a" (new) : "a" (p), "a" (old) : "memory" ); return new; #else __asm__ __volatile__( " rsil a15, "__stringify(TOPLEVEL)"\n" " l32i %0, %1, 0\n" " bne %0, %2, 1f\n" " s32i %3, %1, 0\n" "1:\n" " wsr a15, ps\n" " rsync\n" : "=&a" (old) : "a" (p), "a" (old), "r" (new) : "a15", "memory"); return old; #endif } /* This function doesn't exist, so you'll get a linker error * if something tries to do an invalid cmpxchg(). */ extern void __cmpxchg_called_with_bad_pointer(void); static __inline__ unsigned long __cmpxchg(volatile void *ptr, unsigned long old, unsigned long new, int size) { switch (size) { case 4: return __cmpxchg_u32(ptr, old, new); default: __cmpxchg_called_with_bad_pointer(); return old; } } #define cmpxchg(ptr,o,n) \ ({ __typeof__(*(ptr)) _o_ = (o); \ __typeof__(*(ptr)) _n_ = (n); \ (__typeof__(*(ptr))) __cmpxchg((ptr), (unsigned long)_o_, \ (unsigned long)_n_, sizeof (*(ptr))); \ }) #include <asm-generic/cmpxchg-local.h> static inline unsigned long __cmpxchg_local(volatile void *ptr, unsigned long old, unsigned long new, int size) { switch (size) { case 4: return __cmpxchg_u32(ptr, old, new); default: return __cmpxchg_local_generic(ptr, old, new, size); } return old; } /* * cmpxchg_local and cmpxchg64_local are atomic wrt current CPU. Always make * them available. */ #define cmpxchg_local(ptr, o, n) \ ((__typeof__(*(ptr)))__cmpxchg_local_generic((ptr), (unsigned long)(o),\ (unsigned long)(n), sizeof(*(ptr)))) #define cmpxchg64_local(ptr, o, n) __cmpxchg64_local_generic((ptr), (o), (n)) #define cmpxchg64(ptr, o, n) cmpxchg64_local((ptr), (o), (n)) /* * xchg_u32 * * Note that a15 is used here because the register allocation * done by the compiler is not guaranteed and a window overflow * may not occur between the rsil and wsr instructions. By using * a15 in the rsil, the machine is guaranteed to be in a state * where no register reference will cause an overflow. */ static inline unsigned long xchg_u32(volatile int * m, unsigned long val) { #if XCHAL_HAVE_S32C1I unsigned long tmp, result; __asm__ __volatile__( "1: l32i %1, %2, 0\n" " mov %0, %3\n" " wsr %1, scompare1\n" " s32c1i %0, %2, 0\n" " bne %0, %1, 1b\n" : "=&a" (result), "=&a" (tmp) : "a" (m), "a" (val) : "memory" ); return result; #else unsigned long tmp; __asm__ __volatile__( " rsil a15, "__stringify(TOPLEVEL)"\n" " l32i %0, %1, 0\n" " s32i %2, %1, 0\n" " wsr a15, ps\n" " rsync\n" : "=&a" (tmp) : "a" (m), "a" (val) : "a15", "memory"); return tmp; #endif } #define xchg(ptr,x) \ ((__typeof__(*(ptr)))__xchg((unsigned long)(x),(ptr),sizeof(*(ptr)))) /* * This only works if the compiler isn't horribly bad at optimizing. * gcc-2.5.8 reportedly can't handle this, but I define that one to * be dead anyway. */ extern void __xchg_called_with_bad_pointer(void); static __inline__ unsigned long __xchg(unsigned long x, volatile void * ptr, int size) { switch (size) { case 4: return xchg_u32(ptr, x); } __xchg_called_with_bad_pointer(); return x; } #endif /* __ASSEMBLY__ */ #endif /* _XTENSA_CMPXCHG_H */