OXIESEC PANEL
- Current Dir:
/
/
usr
/
src
/
linux-headers-4.15.0-197
/
arch
/
riscv
/
include
/
asm
Server IP: 139.59.38.164
Upload:
Create Dir:
Name
Size
Modified
Perms
📁
..
-
11/17/2022 06:42:16 AM
rwxr-xr-x
📄
Kbuild
1.37 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
asm-offsets.h
35 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
asm-prototypes.h
176 bytes
11/01/2022 04:52:05 PM
rw-r--r--
📄
asm.h
1.78 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
atomic.h
11.31 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
barrier.h
2.59 KB
11/01/2022 04:52:05 PM
rw-r--r--
📄
bitops.h
6.23 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
bug.h
2.12 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
cache.h
745 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
cacheflush.h
1.7 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
cmpxchg.h
3.35 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
compat.h
924 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
csr.h
3.8 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
current.h
1.27 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
delay.h
881 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
dma-mapping.h
1.19 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
elf.h
2.3 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
fence.h
279 bytes
11/01/2022 04:52:05 PM
rw-r--r--
📄
hwcap.h
1013 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
io.h
11.81 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
irq.h
841 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
irqflags.h
1.54 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
kprobes.h
679 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
linkage.h
677 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
mmu.h
829 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
mmu_context.h
3.14 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
page.h
3.76 KB
11/01/2022 04:52:05 PM
rw-r--r--
📄
pci.h
1.16 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
pgalloc.h
3.06 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
pgtable-32.h
870 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
pgtable-64.h
2.08 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
pgtable-bits.h
1.81 KB
11/01/2022 04:52:05 PM
rw-r--r--
📄
pgtable.h
11.17 KB
11/01/2022 04:52:05 PM
rw-r--r--
📄
processor.h
2.44 KB
11/01/2022 04:52:05 PM
rw-r--r--
📄
ptrace.h
2.69 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
sbi.h
2.6 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
smp.h
1.59 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
spinlock.h
2.85 KB
11/01/2022 04:52:05 PM
rw-r--r--
📄
spinlock_types.h
906 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
string.h
838 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
switch_to.h
1.86 KB
11/01/2022 04:52:05 PM
rw-r--r--
📄
syscall.h
2.59 KB
11/01/2022 04:52:05 PM
rw-r--r--
📄
thread_info.h
3.11 KB
11/01/2022 04:52:05 PM
rw-r--r--
📄
timex.h
1.29 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
tlb.h
717 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
tlbflush.h
1.83 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
uaccess.h
14 KB
11/01/2022 04:52:05 PM
rw-r--r--
📄
unistd.h
638 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
vdso.h
1.49 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
word-at-a-time.h
1.48 KB
01/28/2018 09:20:33 PM
rw-r--r--
Editing: cmpxchg.h
Close
/* * Copyright (C) 2014 Regents of the University of California * * This program is free software; you can redistribute it and/or * modify it under the terms of the GNU General Public License * as published by the Free Software Foundation, version 2. * * This program is distributed in the hope that it will be useful, * but WITHOUT ANY WARRANTY; without even the implied warranty of * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the * GNU General Public License for more details. */ #ifndef _ASM_RISCV_CMPXCHG_H #define _ASM_RISCV_CMPXCHG_H #include <linux/bug.h> #include <asm/barrier.h> #define __xchg(new, ptr, size, asm_or) \ ({ \ __typeof__(ptr) __ptr = (ptr); \ __typeof__(new) __new = (new); \ __typeof__(*(ptr)) __ret; \ switch (size) { \ case 4: \ __asm__ __volatile__ ( \ "amoswap.w" #asm_or " %0, %2, %1" \ : "=r" (__ret), "+A" (*__ptr) \ : "r" (__new) \ : "memory"); \ break; \ case 8: \ __asm__ __volatile__ ( \ "amoswap.d" #asm_or " %0, %2, %1" \ : "=r" (__ret), "+A" (*__ptr) \ : "r" (__new) \ : "memory"); \ break; \ default: \ BUILD_BUG(); \ } \ __ret; \ }) #define xchg(ptr, x) (__xchg((x), (ptr), sizeof(*(ptr)), .aqrl)) #define xchg32(ptr, x) \ ({ \ BUILD_BUG_ON(sizeof(*(ptr)) != 4); \ xchg((ptr), (x)); \ }) #define xchg64(ptr, x) \ ({ \ BUILD_BUG_ON(sizeof(*(ptr)) != 8); \ xchg((ptr), (x)); \ }) /* * Atomic compare and exchange. Compare OLD with MEM, if identical, * store NEW in MEM. Return the initial value in MEM. Success is * indicated by comparing RETURN with OLD. */ #define __cmpxchg(ptr, old, new, size, lrb, scb) \ ({ \ __typeof__(ptr) __ptr = (ptr); \ __typeof__(*(ptr)) __old = (old); \ __typeof__(*(ptr)) __new = (new); \ __typeof__(*(ptr)) __ret; \ register unsigned int __rc; \ switch (size) { \ case 4: \ __asm__ __volatile__ ( \ "0:" \ "lr.w" #scb " %0, %2\n" \ "bne %0, %z3, 1f\n" \ "sc.w" #lrb " %1, %z4, %2\n" \ "bnez %1, 0b\n" \ "1:" \ : "=&r" (__ret), "=&r" (__rc), "+A" (*__ptr) \ : "rJ" (__old), "rJ" (__new) \ : "memory"); \ break; \ case 8: \ __asm__ __volatile__ ( \ "0:" \ "lr.d" #scb " %0, %2\n" \ "bne %0, %z3, 1f\n" \ "sc.d" #lrb " %1, %z4, %2\n" \ "bnez %1, 0b\n" \ "1:" \ : "=&r" (__ret), "=&r" (__rc), "+A" (*__ptr) \ : "rJ" (__old), "rJ" (__new) \ : "memory"); \ break; \ default: \ BUILD_BUG(); \ } \ __ret; \ }) #define cmpxchg(ptr, o, n) \ (__cmpxchg((ptr), (o), (n), sizeof(*(ptr)), .aqrl, .aqrl)) #define cmpxchg_local(ptr, o, n) \ (__cmpxchg((ptr), (o), (n), sizeof(*(ptr)), , )) #define cmpxchg32(ptr, o, n) \ ({ \ BUILD_BUG_ON(sizeof(*(ptr)) != 4); \ cmpxchg((ptr), (o), (n)); \ }) #define cmpxchg32_local(ptr, o, n) \ ({ \ BUILD_BUG_ON(sizeof(*(ptr)) != 4); \ cmpxchg_local((ptr), (o), (n)); \ }) #define cmpxchg64(ptr, o, n) \ ({ \ BUILD_BUG_ON(sizeof(*(ptr)) != 8); \ cmpxchg((ptr), (o), (n)); \ }) #define cmpxchg64_local(ptr, o, n) \ ({ \ BUILD_BUG_ON(sizeof(*(ptr)) != 8); \ cmpxchg_local((ptr), (o), (n)); \ }) #endif /* _ASM_RISCV_CMPXCHG_H */