OXIESEC PANEL
- Current Dir:
/
/
usr
/
src
/
linux-headers-4.15.0-197
/
arch
/
sh
/
include
/
asm
Server IP: 139.59.38.164
Upload:
Create Dir:
Name
Size
Modified
Perms
📁
..
-
11/17/2022 06:42:16 AM
rwxr-xr-x
📄
Kbuild
467 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
adc.h
253 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
addrspace.h
2.03 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
alignment.h
654 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
asm-offsets.h
35 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
atomic-grb.h
2.6 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
atomic-irq.h
1.63 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
atomic-llsc.h
2.12 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
atomic.h
1.78 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
barrier.h
1.52 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
bitops-cas.h
1.73 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
bitops-grb.h
6.21 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
bitops-llsc.h
2.79 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
bitops-op32.h
3.78 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
bitops.h
2.38 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
bl_bit.h
216 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
bl_bit_32.h
639 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
bl_bit_64.h
979 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
bug.h
2.77 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
bugs.h
1.38 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
cache.h
1.2 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
cache_insns.h
242 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
cache_insns_32.h
642 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
cache_insns_64.h
839 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
cacheflush.h
3.58 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
checksum.h
140 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
checksum_32.h
5.21 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
clock.h
436 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
cmpxchg-cas.h
549 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
cmpxchg-grb.h
2.8 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
cmpxchg-irq.h
1.04 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
cmpxchg-llsc.h
1.06 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
cmpxchg-xchg.h
1.33 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
cmpxchg.h
1.77 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
device.h
450 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
dma-mapping.h
694 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
dma-register.h
1.8 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
dma.h
3.74 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
dmabrg.h
536 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
dwarf.h
9.8 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
elf.h
7.28 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
entry-macros.S
1.85 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
extable.h
227 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
fb.h
375 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
fixmap.h
2.92 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
flat.h
1.23 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
fpu.h
1.77 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
freq.h
472 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
ftrace.h
1.11 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
futex-cas.h
728 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
futex-irq.h
482 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
futex-llsc.h
870 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
futex.h
1.5 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
gpio.h
1017 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
hardirq.h
440 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
hd64461.h
11.79 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
heartbeat.h
383 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
hugetlb.h
1.96 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
hw_breakpoint.h
1.88 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
hw_irq.h
915 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
i2c-sh7760.h
406 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
io.h
11.33 KB
11/01/2022 04:52:05 PM
rw-r--r--
📄
io_generic.h
661 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
io_noioport.h
1.09 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
io_trapped.h
1.44 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
irq.h
1.68 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
irqflags.h
226 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
kdebug.h
406 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
kexec.h
2.61 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
kgdb.h
851 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
kmap_types.h
265 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
kprobes.h
1.51 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
linkage.h
154 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
machvec.h
939 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
mmu.h
2.18 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
mmu_context.h
4.44 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
mmu_context_32.h
1.28 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
mmu_context_64.h
1.97 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
mmzone.h
1.1 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
module.h
1005 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
page.h
6.06 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
pci.h
3.19 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
perf_event.h
797 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
pgalloc.h
1.86 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
pgtable-2level.h
598 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
pgtable-3level.h
1.54 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
pgtable.h
4 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
pgtable_32.h
16.37 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
pgtable_64.h
11.32 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
posix_types.h
146 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
processor.h
4.41 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
processor_32.h
4.67 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
processor_64.h
5.54 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
ptrace.h
3.39 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
ptrace_32.h
307 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
ptrace_64.h
312 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
push-switch.h
755 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
reboot.h
472 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
romimage-macros.h
1.1 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
rtc.h
383 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
seccomp.h
280 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
sections.h
307 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
segment.h
879 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
setup.h
725 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
sfp-machine.h
3.43 KB
11/01/2022 04:52:05 PM
rw-r--r--
📄
sh7760fb.h
5.61 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
sh_bios.h
743 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
shmparam.h
629 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
siu.h
539 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
smc37c93x.h
5.56 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
smp-ops.h
1012 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
smp.h
1.83 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
sparsemem.h
443 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
spi.h
265 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
spinlock-cas.h
2.09 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
spinlock-llsc.h
4.13 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
spinlock.h
578 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
spinlock_types.h
463 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
sram.h
670 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
stackprotector.h
711 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
stacktrace.h
606 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
string.h
131 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
string_32.h
2.66 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
string_64.h
499 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
suspend.h
2.52 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
switch_to.h
492 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
switch_to_32.h
3.55 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
switch_to_64.h
968 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
syscall.h
267 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
syscall_32.h
2.42 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
syscall_64.h
1.79 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
syscalls.h
564 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
syscalls_32.h
1022 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
syscalls_64.h
441 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
thread_info.h
5.32 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
timex.h
637 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
tlb.h
4.12 KB
11/01/2022 04:52:05 PM
rw-r--r--
📄
tlb_64.h
2.08 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
tlbflush.h
1.77 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
topology.h
645 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
traps.h
487 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
traps_32.h
1.31 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
traps_64.h
851 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
types.h
411 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
uaccess.h
4.83 KB
11/01/2022 04:52:05 PM
rw-r--r--
📄
uaccess_32.h
3.77 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
uaccess_64.h
2.2 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
unaligned-sh4a.h
4.51 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
unaligned.h
359 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
uncached.h
1.34 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
unistd.h
952 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
unwinder.h
856 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
user.h
2.52 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
vga.h
98 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
vmlinux.lds.h
558 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
watchdog.h
4.14 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
word-at-a-time.h
1.29 KB
01/28/2018 09:20:33 PM
rw-r--r--
Editing: tlb.h
Close
/* SPDX-License-Identifier: GPL-2.0 */ #ifndef __ASM_SH_TLB_H #define __ASM_SH_TLB_H #ifdef CONFIG_SUPERH64 # include <asm/tlb_64.h> #endif #ifndef __ASSEMBLY__ #include <linux/pagemap.h> #ifdef CONFIG_MMU #include <linux/swap.h> #include <asm/pgalloc.h> #include <asm/tlbflush.h> #include <asm/mmu_context.h> /* * TLB handling. This allows us to remove pages from the page * tables, and efficiently handle the TLB issues. */ struct mmu_gather { struct mm_struct *mm; unsigned int fullmm; unsigned long start, end; }; static inline void init_tlb_gather(struct mmu_gather *tlb) { tlb->start = TASK_SIZE; tlb->end = 0; if (tlb->fullmm) { tlb->start = 0; tlb->end = TASK_SIZE; } } static inline void arch_tlb_gather_mmu(struct mmu_gather *tlb, struct mm_struct *mm, unsigned long start, unsigned long end) { tlb->mm = mm; tlb->start = start; tlb->end = end; tlb->fullmm = !(start | (end+1)); init_tlb_gather(tlb); } static inline void arch_tlb_finish_mmu(struct mmu_gather *tlb, unsigned long start, unsigned long end, bool force) { if (tlb->fullmm || force) flush_tlb_mm(tlb->mm); /* keep the page table cache within bounds */ check_pgt_cache(); } static inline void tlb_remove_tlb_entry(struct mmu_gather *tlb, pte_t *ptep, unsigned long address) { if (tlb->start > address) tlb->start = address; if (tlb->end < address + PAGE_SIZE) tlb->end = address + PAGE_SIZE; } #define tlb_remove_huge_tlb_entry(h, tlb, ptep, address) \ tlb_remove_tlb_entry(tlb, ptep, address) /* * In the case of tlb vma handling, we can optimise these away in the * case where we're doing a full MM flush. When we're doing a munmap, * the vmas are adjusted to only cover the region to be torn down. */ static inline void tlb_start_vma(struct mmu_gather *tlb, struct vm_area_struct *vma) { if (!tlb->fullmm) flush_cache_range(vma, vma->vm_start, vma->vm_end); } static inline void tlb_end_vma(struct mmu_gather *tlb, struct vm_area_struct *vma) { if (!tlb->fullmm && tlb->end) { flush_tlb_range(vma, tlb->start, tlb->end); init_tlb_gather(tlb); } } static inline void tlb_flush_mmu_tlbonly(struct mmu_gather *tlb) { } static inline void tlb_flush_mmu_free(struct mmu_gather *tlb) { } static inline void tlb_flush_mmu(struct mmu_gather *tlb) { } static inline int __tlb_remove_page(struct mmu_gather *tlb, struct page *page) { free_page_and_swap_cache(page); return false; /* avoid calling tlb_flush_mmu */ } static inline void tlb_remove_page(struct mmu_gather *tlb, struct page *page) { __tlb_remove_page(tlb, page); } static inline bool __tlb_remove_page_size(struct mmu_gather *tlb, struct page *page, int page_size) { return __tlb_remove_page(tlb, page); } static inline void tlb_remove_page_size(struct mmu_gather *tlb, struct page *page, int page_size) { return tlb_remove_page(tlb, page); } static inline tlb_flush_pmd_range(struct mmu_gather *tlb, unsigned long address, unsigned long size) { if (tlb->start > address) tlb->start = address; if (tlb->end < address + size) tlb->end = address + size; } #define tlb_remove_check_page_size_change tlb_remove_check_page_size_change static inline void tlb_remove_check_page_size_change(struct mmu_gather *tlb, unsigned int page_size) { } #define pte_free_tlb(tlb, ptep, addr) pte_free((tlb)->mm, ptep) #define pmd_free_tlb(tlb, pmdp, addr) pmd_free((tlb)->mm, pmdp) #define pud_free_tlb(tlb, pudp, addr) pud_free((tlb)->mm, pudp) #define tlb_migrate_finish(mm) do { } while (0) #if defined(CONFIG_CPU_SH4) || defined(CONFIG_SUPERH64) extern void tlb_wire_entry(struct vm_area_struct *, unsigned long, pte_t); extern void tlb_unwire_entry(void); #else static inline void tlb_wire_entry(struct vm_area_struct *vma , unsigned long addr, pte_t pte) { BUG(); } static inline void tlb_unwire_entry(void) { BUG(); } #endif #else /* CONFIG_MMU */ #define tlb_start_vma(tlb, vma) do { } while (0) #define tlb_end_vma(tlb, vma) do { } while (0) #define __tlb_remove_tlb_entry(tlb, pte, address) do { } while (0) #define tlb_flush(tlb) do { } while (0) #include <asm-generic/tlb.h> #endif /* CONFIG_MMU */ #endif /* __ASSEMBLY__ */ #endif /* __ASM_SH_TLB_H */