OXIESEC PANEL
- Current Dir:
/
/
usr
/
src
/
linux-headers-4.15.0-197
/
arch
/
sh
/
include
/
asm
Server IP: 139.59.38.164
Upload:
Create Dir:
Name
Size
Modified
Perms
📁
..
-
11/17/2022 06:42:16 AM
rwxr-xr-x
📄
Kbuild
467 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
adc.h
253 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
addrspace.h
2.03 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
alignment.h
654 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
asm-offsets.h
35 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
atomic-grb.h
2.6 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
atomic-irq.h
1.63 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
atomic-llsc.h
2.12 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
atomic.h
1.78 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
barrier.h
1.52 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
bitops-cas.h
1.73 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
bitops-grb.h
6.21 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
bitops-llsc.h
2.79 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
bitops-op32.h
3.78 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
bitops.h
2.38 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
bl_bit.h
216 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
bl_bit_32.h
639 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
bl_bit_64.h
979 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
bug.h
2.77 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
bugs.h
1.38 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
cache.h
1.2 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
cache_insns.h
242 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
cache_insns_32.h
642 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
cache_insns_64.h
839 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
cacheflush.h
3.58 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
checksum.h
140 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
checksum_32.h
5.21 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
clock.h
436 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
cmpxchg-cas.h
549 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
cmpxchg-grb.h
2.8 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
cmpxchg-irq.h
1.04 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
cmpxchg-llsc.h
1.06 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
cmpxchg-xchg.h
1.33 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
cmpxchg.h
1.77 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
device.h
450 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
dma-mapping.h
694 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
dma-register.h
1.8 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
dma.h
3.74 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
dmabrg.h
536 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
dwarf.h
9.8 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
elf.h
7.28 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
entry-macros.S
1.85 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
extable.h
227 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
fb.h
375 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
fixmap.h
2.92 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
flat.h
1.23 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
fpu.h
1.77 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
freq.h
472 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
ftrace.h
1.11 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
futex-cas.h
728 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
futex-irq.h
482 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
futex-llsc.h
870 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
futex.h
1.5 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
gpio.h
1017 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
hardirq.h
440 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
hd64461.h
11.79 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
heartbeat.h
383 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
hugetlb.h
1.96 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
hw_breakpoint.h
1.88 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
hw_irq.h
915 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
i2c-sh7760.h
406 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
io.h
11.33 KB
11/01/2022 04:52:05 PM
rw-r--r--
📄
io_generic.h
661 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
io_noioport.h
1.09 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
io_trapped.h
1.44 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
irq.h
1.68 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
irqflags.h
226 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
kdebug.h
406 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
kexec.h
2.61 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
kgdb.h
851 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
kmap_types.h
265 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
kprobes.h
1.51 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
linkage.h
154 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
machvec.h
939 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
mmu.h
2.18 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
mmu_context.h
4.44 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
mmu_context_32.h
1.28 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
mmu_context_64.h
1.97 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
mmzone.h
1.1 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
module.h
1005 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
page.h
6.06 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
pci.h
3.19 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
perf_event.h
797 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
pgalloc.h
1.86 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
pgtable-2level.h
598 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
pgtable-3level.h
1.54 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
pgtable.h
4 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
pgtable_32.h
16.37 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
pgtable_64.h
11.32 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
posix_types.h
146 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
processor.h
4.41 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
processor_32.h
4.67 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
processor_64.h
5.54 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
ptrace.h
3.39 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
ptrace_32.h
307 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
ptrace_64.h
312 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
push-switch.h
755 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
reboot.h
472 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
romimage-macros.h
1.1 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
rtc.h
383 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
seccomp.h
280 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
sections.h
307 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
segment.h
879 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
setup.h
725 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
sfp-machine.h
3.43 KB
11/01/2022 04:52:05 PM
rw-r--r--
📄
sh7760fb.h
5.61 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
sh_bios.h
743 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
shmparam.h
629 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
siu.h
539 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
smc37c93x.h
5.56 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
smp-ops.h
1012 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
smp.h
1.83 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
sparsemem.h
443 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
spi.h
265 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
spinlock-cas.h
2.09 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
spinlock-llsc.h
4.13 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
spinlock.h
578 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
spinlock_types.h
463 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
sram.h
670 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
stackprotector.h
711 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
stacktrace.h
606 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
string.h
131 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
string_32.h
2.66 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
string_64.h
499 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
suspend.h
2.52 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
switch_to.h
492 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
switch_to_32.h
3.55 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
switch_to_64.h
968 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
syscall.h
267 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
syscall_32.h
2.42 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
syscall_64.h
1.79 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
syscalls.h
564 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
syscalls_32.h
1022 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
syscalls_64.h
441 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
thread_info.h
5.32 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
timex.h
637 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
tlb.h
4.12 KB
11/01/2022 04:52:05 PM
rw-r--r--
📄
tlb_64.h
2.08 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
tlbflush.h
1.77 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
topology.h
645 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
traps.h
487 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
traps_32.h
1.31 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
traps_64.h
851 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
types.h
411 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
uaccess.h
4.83 KB
11/01/2022 04:52:05 PM
rw-r--r--
📄
uaccess_32.h
3.77 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
uaccess_64.h
2.2 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
unaligned-sh4a.h
4.51 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
unaligned.h
359 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
uncached.h
1.34 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
unistd.h
952 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
unwinder.h
856 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
user.h
2.52 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
vga.h
98 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
vmlinux.lds.h
558 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
watchdog.h
4.14 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
word-at-a-time.h
1.29 KB
01/28/2018 09:20:33 PM
rw-r--r--
Editing: smc37c93x.h
Close
/* SPDX-License-Identifier: GPL-2.0 */ #ifndef __ASM_SH_SMC37C93X_H #define __ASM_SH_SMC37C93X_H /* * linux/include/asm-sh/smc37c93x.h * * Copyright (C) 2000 Kazumoto Kojima * * SMSC 37C93x Super IO Chip support */ /* Default base I/O address */ #define FDC_PRIMARY_BASE 0x3f0 #define IDE1_PRIMARY_BASE 0x1f0 #define IDE1_SECONDARY_BASE 0x170 #define PARPORT_PRIMARY_BASE 0x378 #define COM1_PRIMARY_BASE 0x2f8 #define COM2_PRIMARY_BASE 0x3f8 #define RTC_PRIMARY_BASE 0x070 #define KBC_PRIMARY_BASE 0x060 #define AUXIO_PRIMARY_BASE 0x000 /* XXX */ /* Logical device number */ #define LDN_FDC 0 #define LDN_IDE1 1 #define LDN_IDE2 2 #define LDN_PARPORT 3 #define LDN_COM1 4 #define LDN_COM2 5 #define LDN_RTC 6 #define LDN_KBC 7 #define LDN_AUXIO 8 /* Configuration port and key */ #define CONFIG_PORT 0x3f0 #define INDEX_PORT CONFIG_PORT #define DATA_PORT 0x3f1 #define CONFIG_ENTER 0x55 #define CONFIG_EXIT 0xaa /* Configuration index */ #define CURRENT_LDN_INDEX 0x07 #define POWER_CONTROL_INDEX 0x22 #define ACTIVATE_INDEX 0x30 #define IO_BASE_HI_INDEX 0x60 #define IO_BASE_LO_INDEX 0x61 #define IRQ_SELECT_INDEX 0x70 #define DMA_SELECT_INDEX 0x74 #define GPIO46_INDEX 0xc6 #define GPIO47_INDEX 0xc7 /* UART stuff. Only for debugging. */ /* UART Register */ #define UART_RBR 0x0 /* Receiver Buffer Register (Read Only) */ #define UART_THR 0x0 /* Transmitter Holding Register (Write Only) */ #define UART_IER 0x2 /* Interrupt Enable Register */ #define UART_IIR 0x4 /* Interrupt Ident Register (Read Only) */ #define UART_FCR 0x4 /* FIFO Control Register (Write Only) */ #define UART_LCR 0x6 /* Line Control Register */ #define UART_MCR 0x8 /* MODEM Control Register */ #define UART_LSR 0xa /* Line Status Register */ #define UART_MSR 0xc /* MODEM Status Register */ #define UART_SCR 0xe /* Scratch Register */ #define UART_DLL 0x0 /* Divisor Latch (LS) */ #define UART_DLM 0x2 /* Divisor Latch (MS) */ #ifndef __ASSEMBLY__ typedef struct uart_reg { volatile __u16 rbr; volatile __u16 ier; volatile __u16 iir; volatile __u16 lcr; volatile __u16 mcr; volatile __u16 lsr; volatile __u16 msr; volatile __u16 scr; } uart_reg; #endif /* ! __ASSEMBLY__ */ /* Alias for Write Only Register */ #define thr rbr #define tcr iir /* Alias for Divisor Latch Register */ #define dll rbr #define dlm ier #define fcr iir /* Interrupt Enable Register */ #define IER_ERDAI 0x0100 /* Enable Received Data Available Interrupt */ #define IER_ETHREI 0x0200 /* Enable Transmitter Holding Register Empty Interrupt */ #define IER_ELSI 0x0400 /* Enable Receiver Line Status Interrupt */ #define IER_EMSI 0x0800 /* Enable MODEM Status Interrupt */ /* Interrupt Ident Register */ #define IIR_IP 0x0100 /* "0" if Interrupt Pending */ #define IIR_IIB0 0x0200 /* Interrupt ID Bit 0 */ #define IIR_IIB1 0x0400 /* Interrupt ID Bit 1 */ #define IIR_IIB2 0x0800 /* Interrupt ID Bit 2 */ #define IIR_FIFO 0xc000 /* FIFOs enabled */ /* FIFO Control Register */ #define FCR_FEN 0x0100 /* FIFO enable */ #define FCR_RFRES 0x0200 /* Receiver FIFO reset */ #define FCR_TFRES 0x0400 /* Transmitter FIFO reset */ #define FCR_DMA 0x0800 /* DMA mode select */ #define FCR_RTL 0x4000 /* Receiver triger (LSB) */ #define FCR_RTM 0x8000 /* Receiver triger (MSB) */ /* Line Control Register */ #define LCR_WLS0 0x0100 /* Word Length Select Bit 0 */ #define LCR_WLS1 0x0200 /* Word Length Select Bit 1 */ #define LCR_STB 0x0400 /* Number of Stop Bits */ #define LCR_PEN 0x0800 /* Parity Enable */ #define LCR_EPS 0x1000 /* Even Parity Select */ #define LCR_SP 0x2000 /* Stick Parity */ #define LCR_SB 0x4000 /* Set Break */ #define LCR_DLAB 0x8000 /* Divisor Latch Access Bit */ /* MODEM Control Register */ #define MCR_DTR 0x0100 /* Data Terminal Ready */ #define MCR_RTS 0x0200 /* Request to Send */ #define MCR_OUT1 0x0400 /* Out 1 */ #define MCR_IRQEN 0x0800 /* IRQ Enable */ #define MCR_LOOP 0x1000 /* Loop */ /* Line Status Register */ #define LSR_DR 0x0100 /* Data Ready */ #define LSR_OE 0x0200 /* Overrun Error */ #define LSR_PE 0x0400 /* Parity Error */ #define LSR_FE 0x0800 /* Framing Error */ #define LSR_BI 0x1000 /* Break Interrupt */ #define LSR_THRE 0x2000 /* Transmitter Holding Register Empty */ #define LSR_TEMT 0x4000 /* Transmitter Empty */ #define LSR_FIFOE 0x8000 /* Receiver FIFO error */ /* MODEM Status Register */ #define MSR_DCTS 0x0100 /* Delta Clear to Send */ #define MSR_DDSR 0x0200 /* Delta Data Set Ready */ #define MSR_TERI 0x0400 /* Trailing Edge Ring Indicator */ #define MSR_DDCD 0x0800 /* Delta Data Carrier Detect */ #define MSR_CTS 0x1000 /* Clear to Send */ #define MSR_DSR 0x2000 /* Data Set Ready */ #define MSR_RI 0x4000 /* Ring Indicator */ #define MSR_DCD 0x8000 /* Data Carrier Detect */ /* Baud Rate Divisor */ #define UART_CLK (1843200) /* 1.8432 MHz */ #define UART_BAUD(x) (UART_CLK / (16 * (x))) /* RTC register definition */ #define RTC_SECONDS 0 #define RTC_SECONDS_ALARM 1 #define RTC_MINUTES 2 #define RTC_MINUTES_ALARM 3 #define RTC_HOURS 4 #define RTC_HOURS_ALARM 5 #define RTC_DAY_OF_WEEK 6 #define RTC_DAY_OF_MONTH 7 #define RTC_MONTH 8 #define RTC_YEAR 9 #define RTC_FREQ_SELECT 10 # define RTC_UIP 0x80 # define RTC_DIV_CTL 0x70 /* This RTC can work under 32.768KHz clock only. */ # define RTC_OSC_ENABLE 0x20 # define RTC_OSC_DISABLE 0x00 #define RTC_CONTROL 11 # define RTC_SET 0x80 # define RTC_PIE 0x40 # define RTC_AIE 0x20 # define RTC_UIE 0x10 # define RTC_SQWE 0x08 # define RTC_DM_BINARY 0x04 # define RTC_24H 0x02 # define RTC_DST_EN 0x01 #endif /* __ASM_SH_SMC37C93X_H */