OXIESEC PANEL
- Current Dir:
/
/
usr
/
src
/
linux-headers-4.15.0-197
/
arch
/
sh
/
include
/
asm
Server IP: 139.59.38.164
Upload:
Create Dir:
Name
Size
Modified
Perms
📁
..
-
11/17/2022 06:42:16 AM
rwxr-xr-x
📄
Kbuild
467 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
adc.h
253 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
addrspace.h
2.03 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
alignment.h
654 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
asm-offsets.h
35 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
atomic-grb.h
2.6 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
atomic-irq.h
1.63 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
atomic-llsc.h
2.12 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
atomic.h
1.78 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
barrier.h
1.52 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
bitops-cas.h
1.73 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
bitops-grb.h
6.21 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
bitops-llsc.h
2.79 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
bitops-op32.h
3.78 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
bitops.h
2.38 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
bl_bit.h
216 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
bl_bit_32.h
639 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
bl_bit_64.h
979 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
bug.h
2.77 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
bugs.h
1.38 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
cache.h
1.2 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
cache_insns.h
242 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
cache_insns_32.h
642 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
cache_insns_64.h
839 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
cacheflush.h
3.58 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
checksum.h
140 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
checksum_32.h
5.21 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
clock.h
436 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
cmpxchg-cas.h
549 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
cmpxchg-grb.h
2.8 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
cmpxchg-irq.h
1.04 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
cmpxchg-llsc.h
1.06 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
cmpxchg-xchg.h
1.33 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
cmpxchg.h
1.77 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
device.h
450 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
dma-mapping.h
694 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
dma-register.h
1.8 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
dma.h
3.74 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
dmabrg.h
536 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
dwarf.h
9.8 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
elf.h
7.28 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
entry-macros.S
1.85 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
extable.h
227 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
fb.h
375 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
fixmap.h
2.92 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
flat.h
1.23 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
fpu.h
1.77 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
freq.h
472 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
ftrace.h
1.11 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
futex-cas.h
728 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
futex-irq.h
482 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
futex-llsc.h
870 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
futex.h
1.5 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
gpio.h
1017 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
hardirq.h
440 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
hd64461.h
11.79 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
heartbeat.h
383 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
hugetlb.h
1.96 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
hw_breakpoint.h
1.88 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
hw_irq.h
915 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
i2c-sh7760.h
406 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
io.h
11.33 KB
11/01/2022 04:52:05 PM
rw-r--r--
📄
io_generic.h
661 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
io_noioport.h
1.09 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
io_trapped.h
1.44 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
irq.h
1.68 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
irqflags.h
226 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
kdebug.h
406 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
kexec.h
2.61 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
kgdb.h
851 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
kmap_types.h
265 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
kprobes.h
1.51 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
linkage.h
154 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
machvec.h
939 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
mmu.h
2.18 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
mmu_context.h
4.44 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
mmu_context_32.h
1.28 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
mmu_context_64.h
1.97 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
mmzone.h
1.1 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
module.h
1005 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
page.h
6.06 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
pci.h
3.19 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
perf_event.h
797 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
pgalloc.h
1.86 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
pgtable-2level.h
598 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
pgtable-3level.h
1.54 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
pgtable.h
4 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
pgtable_32.h
16.37 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
pgtable_64.h
11.32 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
posix_types.h
146 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
processor.h
4.41 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
processor_32.h
4.67 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
processor_64.h
5.54 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
ptrace.h
3.39 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
ptrace_32.h
307 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
ptrace_64.h
312 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
push-switch.h
755 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
reboot.h
472 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
romimage-macros.h
1.1 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
rtc.h
383 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
seccomp.h
280 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
sections.h
307 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
segment.h
879 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
setup.h
725 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
sfp-machine.h
3.43 KB
11/01/2022 04:52:05 PM
rw-r--r--
📄
sh7760fb.h
5.61 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
sh_bios.h
743 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
shmparam.h
629 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
siu.h
539 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
smc37c93x.h
5.56 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
smp-ops.h
1012 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
smp.h
1.83 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
sparsemem.h
443 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
spi.h
265 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
spinlock-cas.h
2.09 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
spinlock-llsc.h
4.13 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
spinlock.h
578 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
spinlock_types.h
463 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
sram.h
670 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
stackprotector.h
711 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
stacktrace.h
606 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
string.h
131 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
string_32.h
2.66 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
string_64.h
499 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
suspend.h
2.52 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
switch_to.h
492 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
switch_to_32.h
3.55 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
switch_to_64.h
968 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
syscall.h
267 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
syscall_32.h
2.42 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
syscall_64.h
1.79 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
syscalls.h
564 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
syscalls_32.h
1022 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
syscalls_64.h
441 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
thread_info.h
5.32 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
timex.h
637 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
tlb.h
4.12 KB
11/01/2022 04:52:05 PM
rw-r--r--
📄
tlb_64.h
2.08 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
tlbflush.h
1.77 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
topology.h
645 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
traps.h
487 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
traps_32.h
1.31 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
traps_64.h
851 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
types.h
411 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
uaccess.h
4.83 KB
11/01/2022 04:52:05 PM
rw-r--r--
📄
uaccess_32.h
3.77 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
uaccess_64.h
2.2 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
unaligned-sh4a.h
4.51 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
unaligned.h
359 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
uncached.h
1.34 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
unistd.h
952 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
unwinder.h
856 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
user.h
2.52 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
vga.h
98 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
vmlinux.lds.h
558 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
watchdog.h
4.14 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
word-at-a-time.h
1.29 KB
01/28/2018 09:20:33 PM
rw-r--r--
Editing: bitops-op32.h
Close
/* SPDX-License-Identifier: GPL-2.0 */ #ifndef __ASM_SH_BITOPS_OP32_H #define __ASM_SH_BITOPS_OP32_H /* * The bit modifying instructions on SH-2A are only capable of working * with a 3-bit immediate, which signifies the shift position for the bit * being worked on. */ #if defined(__BIG_ENDIAN) #define BITOP_LE_SWIZZLE ((BITS_PER_LONG-1) & ~0x7) #define BYTE_NUMBER(nr) ((nr ^ BITOP_LE_SWIZZLE) / BITS_PER_BYTE) #define BYTE_OFFSET(nr) ((nr ^ BITOP_LE_SWIZZLE) % BITS_PER_BYTE) #else #define BYTE_NUMBER(nr) ((nr) / BITS_PER_BYTE) #define BYTE_OFFSET(nr) ((nr) % BITS_PER_BYTE) #endif #define IS_IMMEDIATE(nr) (__builtin_constant_p(nr)) static inline void __set_bit(int nr, volatile unsigned long *addr) { if (IS_IMMEDIATE(nr)) { __asm__ __volatile__ ( "bset.b %1, @(%O2,%0) ! __set_bit\n\t" : "+r" (addr) : "i" (BYTE_OFFSET(nr)), "i" (BYTE_NUMBER(nr)) : "t", "memory" ); } else { unsigned long mask = BIT_MASK(nr); unsigned long *p = ((unsigned long *)addr) + BIT_WORD(nr); *p |= mask; } } static inline void __clear_bit(int nr, volatile unsigned long *addr) { if (IS_IMMEDIATE(nr)) { __asm__ __volatile__ ( "bclr.b %1, @(%O2,%0) ! __clear_bit\n\t" : "+r" (addr) : "i" (BYTE_OFFSET(nr)), "i" (BYTE_NUMBER(nr)) : "t", "memory" ); } else { unsigned long mask = BIT_MASK(nr); unsigned long *p = ((unsigned long *)addr) + BIT_WORD(nr); *p &= ~mask; } } /** * __change_bit - Toggle a bit in memory * @nr: the bit to change * @addr: the address to start counting from * * Unlike change_bit(), this function is non-atomic and may be reordered. * If it's called on the same region of memory simultaneously, the effect * may be that only one operation succeeds. */ static inline void __change_bit(int nr, volatile unsigned long *addr) { if (IS_IMMEDIATE(nr)) { __asm__ __volatile__ ( "bxor.b %1, @(%O2,%0) ! __change_bit\n\t" : "+r" (addr) : "i" (BYTE_OFFSET(nr)), "i" (BYTE_NUMBER(nr)) : "t", "memory" ); } else { unsigned long mask = BIT_MASK(nr); unsigned long *p = ((unsigned long *)addr) + BIT_WORD(nr); *p ^= mask; } } /** * __test_and_set_bit - Set a bit and return its old value * @nr: Bit to set * @addr: Address to count from * * This operation is non-atomic and can be reordered. * If two examples of this operation race, one can appear to succeed * but actually fail. You must protect multiple accesses with a lock. */ static inline int __test_and_set_bit(int nr, volatile unsigned long *addr) { unsigned long mask = BIT_MASK(nr); unsigned long *p = ((unsigned long *)addr) + BIT_WORD(nr); unsigned long old = *p; *p = old | mask; return (old & mask) != 0; } /** * __test_and_clear_bit - Clear a bit and return its old value * @nr: Bit to clear * @addr: Address to count from * * This operation is non-atomic and can be reordered. * If two examples of this operation race, one can appear to succeed * but actually fail. You must protect multiple accesses with a lock. */ static inline int __test_and_clear_bit(int nr, volatile unsigned long *addr) { unsigned long mask = BIT_MASK(nr); unsigned long *p = ((unsigned long *)addr) + BIT_WORD(nr); unsigned long old = *p; *p = old & ~mask; return (old & mask) != 0; } /* WARNING: non atomic and it can be reordered! */ static inline int __test_and_change_bit(int nr, volatile unsigned long *addr) { unsigned long mask = BIT_MASK(nr); unsigned long *p = ((unsigned long *)addr) + BIT_WORD(nr); unsigned long old = *p; *p = old ^ mask; return (old & mask) != 0; } /** * test_bit - Determine whether a bit is set * @nr: bit number to test * @addr: Address to start counting from */ static inline int test_bit(int nr, const volatile unsigned long *addr) { return 1UL & (addr[BIT_WORD(nr)] >> (nr & (BITS_PER_LONG-1))); } #endif /* __ASM_SH_BITOPS_OP32_H */