OXIESEC PANEL
- Current Dir:
/
/
usr
/
src
/
linux-headers-4.15.0-213
/
arch
/
xtensa
/
include
/
asm
Server IP: 139.59.38.164
Upload:
Create Dir:
Name
Size
Modified
Perms
📁
..
-
05/09/2024 07:14:13 AM
rwxr-xr-x
📄
Kbuild
685 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
asm-offsets.h
35 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
asm-uaccess.h
4.11 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
asmmacro.h
2.76 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
atomic.h
7.38 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
barrier.h
542 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
bitops.h
5.08 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
bootparam.h
1.37 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
bugs.h
451 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
cache.h
969 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
cacheasm.h
3.77 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
cacheflush.h
5.76 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
checksum.h
6 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
cmpxchg.h
3.9 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
coprocessor.h
5.05 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
current.h
675 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
delay.h
1.63 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
dma-mapping.h
855 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
dma.h
1.79 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
elf.h
5.75 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
fixmap.h
2.5 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
flat.h
686 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
ftrace.h
979 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
futex.h
2.59 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
highmem.h
2.33 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
hw_breakpoint.h
1.45 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
hw_irq.h
320 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
initialize_mmu.h
4.58 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
io.h
2.09 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
irq.h
1.46 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
irqflags.h
1.99 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
kmem_layout.h
2.07 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
mmu.h
462 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
mmu_context.h
3.62 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
module.h
525 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
mxregs.h
1.3 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
nommu_context.h
602 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
page.h
5.69 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
pci-bridge.h
2.16 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
pci.h
1.37 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
perf_event.h
108 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
pgalloc.h
1.84 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
pgtable.h
14.89 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
platform.h
1.75 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
processor.h
7.44 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
ptrace.h
3.74 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
regs.h
3.87 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
segment.h
376 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
serial.h
443 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
shmparam.h
561 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
signal.h
502 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
smp.h
967 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
spinlock.h
4.6 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
spinlock_types.h
412 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
stacktrace.h
1.13 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
string.h
2.65 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
switch_to.h
601 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
syscall.h
982 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
sysmem.h
426 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
thread_info.h
3.62 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
timex.h
1.79 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
tlb.h
1.1 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
tlbflush.h
5.53 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
traps.h
1.87 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
types.h
501 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
uaccess.h
8.67 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
ucontext.h
540 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
unaligned.h
864 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
unistd.h
639 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
user.h
507 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
vectors.h
4.05 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
vga.h
434 bytes
01/28/2018 09:20:33 PM
rw-r--r--
Editing: futex.h
Close
/* * Atomic futex routines * * Based on the PowerPC implementataion * * This program is free software; you can redistribute it and/or modify * it under the terms of the GNU General Public License version 2 as * published by the Free Software Foundation. * * Copyright (C) 2013 TangoTec Ltd. * * Baruch Siach <baruch@tkos.co.il> */ #ifndef _ASM_XTENSA_FUTEX_H #define _ASM_XTENSA_FUTEX_H #ifdef __KERNEL__ #include <linux/futex.h> #include <linux/uaccess.h> #include <linux/errno.h> #define __futex_atomic_op(insn, ret, oldval, uaddr, oparg) \ __asm__ __volatile( \ "1: l32i %0, %2, 0\n" \ insn "\n" \ " wsr %0, scompare1\n" \ "2: s32c1i %1, %2, 0\n" \ " bne %1, %0, 1b\n" \ " movi %1, 0\n" \ "3:\n" \ " .section .fixup,\"ax\"\n" \ " .align 4\n" \ "4: .long 3b\n" \ "5: l32r %0, 4b\n" \ " movi %1, %3\n" \ " jx %0\n" \ " .previous\n" \ " .section __ex_table,\"a\"\n" \ " .long 1b,5b,2b,5b\n" \ " .previous\n" \ : "=&r" (oldval), "=&r" (ret) \ : "r" (uaddr), "I" (-EFAULT), "r" (oparg) \ : "memory") static inline int arch_futex_atomic_op_inuser(int op, int oparg, int *oval, u32 __user *uaddr) { int oldval = 0, ret; #if !XCHAL_HAVE_S32C1I return -ENOSYS; #endif pagefault_disable(); switch (op) { case FUTEX_OP_SET: __futex_atomic_op("mov %1, %4", ret, oldval, uaddr, oparg); break; case FUTEX_OP_ADD: __futex_atomic_op("add %1, %0, %4", ret, oldval, uaddr, oparg); break; case FUTEX_OP_OR: __futex_atomic_op("or %1, %0, %4", ret, oldval, uaddr, oparg); break; case FUTEX_OP_ANDN: __futex_atomic_op("and %1, %0, %4", ret, oldval, uaddr, ~oparg); break; case FUTEX_OP_XOR: __futex_atomic_op("xor %1, %0, %4", ret, oldval, uaddr, oparg); break; default: ret = -ENOSYS; } pagefault_enable(); if (!ret) *oval = oldval; return ret; } static inline int futex_atomic_cmpxchg_inatomic(u32 *uval, u32 __user *uaddr, u32 oldval, u32 newval) { int ret = 0; if (!access_ok(VERIFY_WRITE, uaddr, sizeof(u32))) return -EFAULT; #if !XCHAL_HAVE_S32C1I return -ENOSYS; #endif __asm__ __volatile__ ( " # futex_atomic_cmpxchg_inatomic\n" " wsr %5, scompare1\n" "1: s32c1i %1, %4, 0\n" " s32i %1, %6, 0\n" "2:\n" " .section .fixup,\"ax\"\n" " .align 4\n" "3: .long 2b\n" "4: l32r %1, 3b\n" " movi %0, %7\n" " jx %1\n" " .previous\n" " .section __ex_table,\"a\"\n" " .long 1b,4b\n" " .previous\n" : "+r" (ret), "+r" (newval), "+m" (*uaddr), "+m" (*uval) : "r" (uaddr), "r" (oldval), "r" (uval), "I" (-EFAULT) : "memory"); return ret; } #endif /* __KERNEL__ */ #endif /* _ASM_XTENSA_FUTEX_H */