OXIESEC PANEL
- Current Dir:
/
/
usr
/
src
/
linux-headers-4.15.0-213
/
arch
/
arm
/
include
/
asm
Server IP: 139.59.38.164
Upload:
Create Dir:
Name
Size
Modified
Perms
📁
..
-
05/09/2024 07:14:12 AM
rwxr-xr-x
📄
Kbuild
568 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
arch_gicv3.h
9.05 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
arch_timer.h
2.48 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
arm-cci.h
1.05 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
asm-offsets.h
35 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
assembler.h
10.46 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
atomic.h
13.22 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
auxvec.h
29 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
bL_switcher.h
2.28 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
barrier.h
2.84 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
bitops.h
8.62 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
bitrev.h
451 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
bug.h
2.46 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
bugs.h
546 bytes
06/16/2023 05:32:39 PM
rw-r--r--
📄
cache.h
813 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
cacheflush.h
15.54 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
cachetype.h
2.71 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
checksum.h
3.71 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
clocksource.h
153 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
cmpxchg.h
6.14 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
compiler.h
978 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
cp15.h
3.84 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
cpu.h
533 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
cpufeature.h
1.4 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
cpuidle.h
1.33 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
cputype.h
8.42 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
cti.h
3.62 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
dcc.h
1.01 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
delay.h
2.83 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
device.h
771 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
div64.h
3.17 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
dma-contiguous.h
265 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
dma-iommu.h
1.01 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
dma-mapping.h
7.44 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
dma.h
4.18 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
dmi.h
528 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
domain.h
3.65 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
ecard.h
5.98 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
edac.h
1.51 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
efi.h
3.04 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
elf.h
4.52 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
entry-macro-multi.S
726 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
exception.h
571 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
fb.h
375 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
fiq.h
1.36 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
firmware.h
1.82 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
fixmap.h
1.84 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
flat.h
915 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
floppy.h
3.61 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
fncpy.h
3.08 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
fpstate.h
1.73 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
ftrace.h
1.92 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
futex.h
4.24 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
glue-cache.h
3.51 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
glue-df.h
2.2 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
glue-pf.h
1.12 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
glue-proc.h
4.46 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
glue.h
759 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
gpio.h
693 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
hardirq.h
803 bytes
06/16/2023 05:32:39 PM
rw-r--r--
📁
hardware
-
05/09/2024 07:14:16 AM
rwxr-xr-x
📄
highmem.h
2.15 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
hugetlb-3level.h
2.03 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
hugetlb.h
1.78 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
hw_breakpoint.h
3.53 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
hw_irq.h
349 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
hwcap.h
378 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
hypervisor.h
140 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
ide.h
566 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
idmap.h
355 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
insn.h
636 bytes
06/16/2023 05:32:39 PM
rw-r--r--
📄
io.h
15.96 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
irq.h
1015 bytes
06/16/2023 05:32:39 PM
rw-r--r--
📄
irq_work.h
234 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
irqflags.h
3.88 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
jump_label.h
1009 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
kexec-internal.h
272 bytes
06/16/2023 05:32:39 PM
rw-r--r--
📄
kexec.h
2.3 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
kgdb.h
2.72 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
kmap_types.h
190 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
kprobes.h
2.65 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
kvm_arm.h
7.6 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
kvm_asm.h
2.84 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
kvm_coproc.h
1.99 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
kvm_emulate.h
7.84 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
kvm_host.h
10.31 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
kvm_hyp.h
4.49 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
kvm_mmio.h
1.34 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
kvm_mmu.h
7.27 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
limits.h
166 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
linkage.h
216 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📁
mach
-
05/09/2024 07:14:16 AM
rwxr-xr-x
📄
mc146818rtc.h
720 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
mcpm.h
11.92 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
mcs_spinlock.h
570 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
memblock.h
248 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
memory.h
9.95 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
mmu.h
953 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
mmu_context.h
3.94 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
module.h
1.57 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
mpu.h
2.15 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
mtd-xip.h
666 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
neon.h
1.16 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
nwflash.h
252 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
opcodes-sec.h
742 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
opcodes-virt.h
1.32 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
opcodes.h
8.07 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
outercache.h
3.78 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
page-nommu.h
957 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
page.h
3.61 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
paravirt.h
454 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
patch.h
438 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
pci.h
956 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
percpu.h
1.56 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
perf_event.h
857 bytes
06/16/2023 05:32:39 PM
rw-r--r--
📄
pgalloc.h
3.79 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
pgtable-2level-hwdef.h
3.45 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
pgtable-2level-types.h
1.84 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
pgtable-2level.h
8.51 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
pgtable-3level-hwdef.h
3.95 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
pgtable-3level-types.h
1.89 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
pgtable-3level.h
9.54 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
pgtable-hwdef.h
467 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
pgtable-nommu.h
2.51 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
pgtable.h
11.71 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
probes.h
1.73 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
proc-fns.h
4.79 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
processor.h
3.4 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
procinfo.h
1.27 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
prom.h
715 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
psci.h
771 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
ptrace.h
4.89 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
sections.h
189 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
set_memory.h
1.04 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
setup.h
934 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
shmparam.h
419 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
signal.h
500 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
smp.h
3.1 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
smp_plat.h
2.48 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
smp_scu.h
1.32 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
smp_twd.h
908 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
sparsemem.h
716 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
spectre.h
906 bytes
06/16/2023 05:32:39 PM
rw-r--r--
📄
spinlock.h
5.49 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
spinlock_types.h
541 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
stackprotector.h
1.09 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
stacktrace.h
742 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
stage2_pgtable.h
2.12 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
string.h
1.43 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
suspend.h
369 bytes
06/16/2023 05:32:39 PM
rw-r--r--
📄
swab.h
1005 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
switch_to.h
1.03 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
sync_bitops.h
1.03 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
syscall.h
2.48 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
system_info.h
763 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
system_misc.h
1.14 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
tcm.h
937 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
therm.h
655 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
thread_info.h
5.2 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
thread_notify.h
1.2 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
timex.h
577 bytes
06/16/2023 05:32:39 PM
rw-r--r--
📄
tlb.h
7.37 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
tlbflush.h
17.88 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
tls.h
3.09 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
topology.h
1.18 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
traps.h
1.17 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
trusted_foundations.h
2.29 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
uaccess-asm.h
2.83 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
uaccess.h
16.22 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
ucontext.h
2.98 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
unaligned.h
846 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
unified.h
1.61 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
unistd.h
1.68 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
unwind.h
1.71 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
uprobes.h
1.07 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
user.h
4.2 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
v7m.h
2.93 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
vdso.h
507 bytes
06/16/2023 05:32:39 PM
rw-r--r--
📄
vdso_datapage.h
1.69 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
vfp.h
2.86 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
vfpmacros.h
2.1 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
vga.h
305 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
virt.h
2.9 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
word-at-a-time.h
2.08 KB
01/28/2018 09:20:33 PM
rw-r--r--
📁
xen
-
05/09/2024 07:14:16 AM
rwxr-xr-x
📄
xor.h
5.22 KB
01/28/2018 09:20:33 PM
rw-r--r--
Editing: cp15.h
Close
/* SPDX-License-Identifier: GPL-2.0 */ #ifndef __ASM_ARM_CP15_H #define __ASM_ARM_CP15_H #include <asm/barrier.h> /* * CR1 bits (CP#15 CR1) */ #define CR_M (1 << 0) /* MMU enable */ #define CR_A (1 << 1) /* Alignment abort enable */ #define CR_C (1 << 2) /* Dcache enable */ #define CR_W (1 << 3) /* Write buffer enable */ #define CR_P (1 << 4) /* 32-bit exception handler */ #define CR_D (1 << 5) /* 32-bit data address range */ #define CR_L (1 << 6) /* Implementation defined */ #define CR_B (1 << 7) /* Big endian */ #define CR_S (1 << 8) /* System MMU protection */ #define CR_R (1 << 9) /* ROM MMU protection */ #define CR_F (1 << 10) /* Implementation defined */ #define CR_Z (1 << 11) /* Implementation defined */ #define CR_I (1 << 12) /* Icache enable */ #define CR_V (1 << 13) /* Vectors relocated to 0xffff0000 */ #define CR_RR (1 << 14) /* Round Robin cache replacement */ #define CR_L4 (1 << 15) /* LDR pc can set T bit */ #define CR_DT (1 << 16) #ifdef CONFIG_MMU #define CR_HA (1 << 17) /* Hardware management of Access Flag */ #else #define CR_BR (1 << 17) /* MPU Background region enable (PMSA) */ #endif #define CR_IT (1 << 18) #define CR_ST (1 << 19) #define CR_FI (1 << 21) /* Fast interrupt (lower latency mode) */ #define CR_U (1 << 22) /* Unaligned access operation */ #define CR_XP (1 << 23) /* Extended page tables */ #define CR_VE (1 << 24) /* Vectored interrupts */ #define CR_EE (1 << 25) /* Exception (Big) Endian */ #define CR_TRE (1 << 28) /* TEX remap enable */ #define CR_AFE (1 << 29) /* Access flag enable */ #define CR_TE (1 << 30) /* Thumb exception enable */ #ifndef __ASSEMBLY__ #if __LINUX_ARM_ARCH__ >= 4 #define vectors_high() (get_cr() & CR_V) #else #define vectors_high() (0) #endif #ifdef CONFIG_CPU_CP15 #define __ACCESS_CP15(CRn, Op1, CRm, Op2) \ "mrc", "mcr", __stringify(p15, Op1, %0, CRn, CRm, Op2), u32 #define __ACCESS_CP15_64(Op1, CRm) \ "mrrc", "mcrr", __stringify(p15, Op1, %Q0, %R0, CRm), u64 #define __read_sysreg(r, w, c, t) ({ \ t __val; \ asm volatile(r " " c : "=r" (__val)); \ __val; \ }) #define read_sysreg(...) __read_sysreg(__VA_ARGS__) #define __write_sysreg(v, r, w, c, t) asm volatile(w " " c : : "r" ((t)(v))) #define write_sysreg(v, ...) __write_sysreg(v, __VA_ARGS__) #define BPIALL __ACCESS_CP15(c7, 0, c5, 6) #define ICIALLU __ACCESS_CP15(c7, 0, c5, 0) #define CNTVCT __ACCESS_CP15_64(1, c14) extern unsigned long cr_alignment; /* defined in entry-armv.S */ static inline unsigned long get_cr(void) { unsigned long val; asm("mrc p15, 0, %0, c1, c0, 0 @ get CR" : "=r" (val) : : "cc"); return val; } static inline void set_cr(unsigned long val) { asm volatile("mcr p15, 0, %0, c1, c0, 0 @ set CR" : : "r" (val) : "cc"); isb(); } static inline unsigned int get_auxcr(void) { unsigned int val; asm("mrc p15, 0, %0, c1, c0, 1 @ get AUXCR" : "=r" (val)); return val; } static inline void set_auxcr(unsigned int val) { asm volatile("mcr p15, 0, %0, c1, c0, 1 @ set AUXCR" : : "r" (val)); isb(); } #define CPACC_FULL(n) (3 << (n * 2)) #define CPACC_SVC(n) (1 << (n * 2)) #define CPACC_DISABLE(n) (0 << (n * 2)) static inline unsigned int get_copro_access(void) { unsigned int val; asm("mrc p15, 0, %0, c1, c0, 2 @ get copro access" : "=r" (val) : : "cc"); return val; } static inline void set_copro_access(unsigned int val) { asm volatile("mcr p15, 0, %0, c1, c0, 2 @ set copro access" : : "r" (val) : "cc"); isb(); } #else /* ifdef CONFIG_CPU_CP15 */ /* * cr_alignment is tightly coupled to cp15 (at least in the minds of the * developers). Yielding 0 for machines without a cp15 (and making it * read-only) is fine for most cases and saves quite some #ifdeffery. */ #define cr_alignment UL(0) static inline unsigned long get_cr(void) { return 0; } #endif /* ifdef CONFIG_CPU_CP15 / else */ #endif /* ifndef __ASSEMBLY__ */ #endif