OXIESEC PANEL
- Current Dir:
/
/
usr
/
src
/
linux-headers-4.15.0-197
/
arch
/
arm
/
include
/
debug
Server IP: 139.59.38.164
Upload:
Create Dir:
Name
Size
Modified
Perms
📁
..
-
11/17/2022 06:42:15 AM
rwxr-xr-x
📄
8250.S
1.19 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
asm9260.S
753 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
at91.S
1.12 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
bcm63xx.S
748 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
brcmstb.S
4.75 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
clps711x.S
935 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
dc21285.S
950 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
digicolor.S
756 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
efm32.S
1.05 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
exynos.S
1.29 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
icedcc.S
1.47 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
imx-uart.h
5.44 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
imx.S
1.28 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
ks8695.S
1.08 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
meson.S
878 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
msm.S
1.38 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
netx.S
795 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
omap2plus.S
2.15 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
palmchip.S
199 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
pl01x.S
1004 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
renesas-scif.S
1.03 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
s3c24xx.S
1.19 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
s5pv210.S
1.01 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
sa1100.S
1.75 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
samsung.S
2.02 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
sirf.S
824 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
sti.S
1.73 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
tegra.S
6.74 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
uncompress.h
222 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
ux500.S
1.44 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
vexpress.S
1.33 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
vf.S
1.01 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
vt8500.S
881 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
zynq.S
1.61 KB
01/28/2018 09:20:33 PM
rw-r--r--
Editing: zynq.S
Close
/* * Debugging macro include header * * Copyright (C) 2011 Xilinx * * This software is licensed under the terms of the GNU General Public * License version 2, as published by the Free Software Foundation, and * may be copied, distributed, and modified under those terms. * * This program is distributed in the hope that it will be useful, * but WITHOUT ANY WARRANTY; without even the implied warranty of * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the * GNU General Public License for more details. */ #define UART_CR_OFFSET 0x00 /* Control Register [8:0] */ #define UART_SR_OFFSET 0x2C /* Channel Status [11:0] */ #define UART_FIFO_OFFSET 0x30 /* FIFO [15:0] or [7:0] */ #define UART_SR_TXFULL 0x00000010 /* TX FIFO full */ #define UART_SR_TXEMPTY 0x00000008 /* TX FIFO empty */ #define UART0_PHYS 0xE0000000 #define UART0_VIRT 0xF0800000 #define UART1_PHYS 0xE0001000 #define UART1_VIRT 0xF0801000 #if IS_ENABLED(CONFIG_DEBUG_ZYNQ_UART1) # define LL_UART_PADDR UART1_PHYS # define LL_UART_VADDR UART1_VIRT #else # define LL_UART_PADDR UART0_PHYS # define LL_UART_VADDR UART0_VIRT #endif .macro addruart, rp, rv, tmp ldr \rp, =LL_UART_PADDR @ physical ldr \rv, =LL_UART_VADDR @ virtual .endm .macro senduart,rd,rx strb \rd, [\rx, #UART_FIFO_OFFSET] @ TXDATA .endm .macro waituart,rd,rx 1001: ldr \rd, [\rx, #UART_SR_OFFSET] ARM_BE8( rev \rd, \rd ) tst \rd, #UART_SR_TXEMPTY beq 1001b .endm .macro busyuart,rd,rx 1002: ldr \rd, [\rx, #UART_SR_OFFSET] @ get status register ARM_BE8( rev \rd, \rd ) tst \rd, #UART_SR_TXFULL @ bne 1002b @ wait if FIFO is full .endm