OXIESEC PANEL
- Current Dir:
/
/
usr
/
src
/
linux-headers-4.15.0-197
/
arch
/
arm
/
include
/
debug
Server IP: 139.59.38.164
Upload:
Create Dir:
Name
Size
Modified
Perms
📁
..
-
11/17/2022 06:42:15 AM
rwxr-xr-x
📄
8250.S
1.19 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
asm9260.S
753 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
at91.S
1.12 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
bcm63xx.S
748 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
brcmstb.S
4.75 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
clps711x.S
935 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
dc21285.S
950 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
digicolor.S
756 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
efm32.S
1.05 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
exynos.S
1.29 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
icedcc.S
1.47 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
imx-uart.h
5.44 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
imx.S
1.28 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
ks8695.S
1.08 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
meson.S
878 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
msm.S
1.38 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
netx.S
795 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
omap2plus.S
2.15 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
palmchip.S
199 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
pl01x.S
1004 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
renesas-scif.S
1.03 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
s3c24xx.S
1.19 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
s5pv210.S
1.01 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
sa1100.S
1.75 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
samsung.S
2.02 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
sirf.S
824 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
sti.S
1.73 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
tegra.S
6.74 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
uncompress.h
222 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
ux500.S
1.44 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
vexpress.S
1.33 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
vf.S
1.01 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
vt8500.S
881 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
zynq.S
1.61 KB
01/28/2018 09:20:33 PM
rw-r--r--
Editing: meson.S
Close
/* * Copyright (C) 2014 Carlo Caione * Carlo Caione <carlo@caione.org> * * This program is free software; you can redistribute it and/or modify * it under the terms of the GNU General Public License version 2 as * published by the Free Software Foundation. */ #define MESON_AO_UART_WFIFO 0x0 #define MESON_AO_UART_STATUS 0xc #define MESON_AO_UART_TX_FIFO_EMPTY (1 << 22) #define MESON_AO_UART_TX_FIFO_FULL (1 << 21) .macro addruart, rp, rv, tmp ldr \rp, =(CONFIG_DEBUG_UART_PHYS) @ physical ldr \rv, =(CONFIG_DEBUG_UART_VIRT) @ virtual .endm .macro senduart,rd,rx str \rd, [\rx, #MESON_AO_UART_WFIFO] .endm .macro busyuart,rd,rx 1002: ldr \rd, [\rx, #MESON_AO_UART_STATUS] tst \rd, #MESON_AO_UART_TX_FIFO_EMPTY beq 1002b .endm .macro waituart,rd,rx 1001: ldr \rd, [\rx, #MESON_AO_UART_STATUS] tst \rd, #MESON_AO_UART_TX_FIFO_FULL bne 1001b .endm