OXIESEC PANEL
- Current Dir:
/
/
usr
/
src
/
linux-headers-4.15.0-197
/
arch
/
arm
/
include
/
debug
Server IP: 139.59.38.164
Upload:
Create Dir:
Name
Size
Modified
Perms
📁
..
-
11/17/2022 06:42:15 AM
rwxr-xr-x
📄
8250.S
1.19 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
asm9260.S
753 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
at91.S
1.12 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
bcm63xx.S
748 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
brcmstb.S
4.75 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
clps711x.S
935 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
dc21285.S
950 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
digicolor.S
756 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
efm32.S
1.05 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
exynos.S
1.29 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
icedcc.S
1.47 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
imx-uart.h
5.44 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
imx.S
1.28 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
ks8695.S
1.08 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
meson.S
878 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
msm.S
1.38 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
netx.S
795 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
omap2plus.S
2.15 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
palmchip.S
199 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
pl01x.S
1004 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
renesas-scif.S
1.03 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
s3c24xx.S
1.19 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
s5pv210.S
1.01 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
sa1100.S
1.75 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
samsung.S
2.02 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
sirf.S
824 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
sti.S
1.73 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
tegra.S
6.74 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
uncompress.h
222 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
ux500.S
1.44 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
vexpress.S
1.33 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
vf.S
1.01 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
vt8500.S
881 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
zynq.S
1.61 KB
01/28/2018 09:20:33 PM
rw-r--r--
Editing: renesas-scif.S
Close
/* * Renesas SCIF(A) debugging macro include header * * Based on r8a7790.S * * Copyright (C) 2012-2013 Renesas Electronics Corporation * Copyright (C) 1994-1999 Russell King * * This program is free software; you can redistribute it and/or modify * it under the terms of the GNU General Public License version 2 as * published by the Free Software Foundation. */ #define SCIF_PHYS CONFIG_DEBUG_UART_PHYS #define SCIF_VIRT ((SCIF_PHYS & 0x00ffffff) | 0xfd000000) #if CONFIG_DEBUG_UART_PHYS < 0xe6e00000 /* SCIFA */ #define FTDR 0x20 #define FSR 0x14 #else /* SCIF */ #define FTDR 0x0c #define FSR 0x10 #endif #define TDFE (1 << 5) #define TEND (1 << 6) .macro addruart, rp, rv, tmp ldr \rp, =SCIF_PHYS ldr \rv, =SCIF_VIRT .endm .macro waituart, rd, rx 1001: ldrh \rd, [\rx, #FSR] tst \rd, #TDFE beq 1001b .endm .macro senduart, rd, rx strb \rd, [\rx, #FTDR] ldrh \rd, [\rx, #FSR] bic \rd, \rd, #TEND strh \rd, [\rx, #FSR] .endm .macro busyuart, rd, rx 1001: ldrh \rd, [\rx, #FSR] tst \rd, #TEND beq 1001b .endm