OXIESEC PANEL
- Current Dir:
/
/
usr
/
src
/
linux-headers-4.15.0-213
/
arch
/
frv
/
include
/
asm
Server IP: 139.59.38.164
Upload:
Create Dir:
Name
Size
Modified
Perms
📁
..
-
05/09/2024 07:14:12 AM
rwxr-xr-x
📄
Kbuild
290 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
asm-offsets.h
35 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
atomic.h
4.97 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
atomic_defs.h
4.66 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
ax88796.h
751 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
barrier.h
720 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
bitops.h
7.12 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
bug.h
1.36 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
bugs.h
445 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
busctl-regs.h
2.02 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
cache.h
727 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
cacheflush.h
3.05 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
checksum.h
4.53 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
cmpxchg.h
4.56 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
cpu-irqs.h
2.59 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
current.h
685 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
delay.h
1.28 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
div64.h
31 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
dm9000.h
1.12 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
dma-mapping.h
448 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
dma.h
3.63 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
elf.h
5.18 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
emergency-restart.h
149 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
fpu.h
261 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
ftrace.h
12 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
futex.h
416 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
gdb-stub.h
4.47 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
gpio-regs.h
3.64 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
hardirq.h
666 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
highmem.h
4.09 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
hw_irq.h
484 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
io.h
9.75 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
irc-regs.h
1.78 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
irq.h
760 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
irq_regs.h
764 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
irqflags.h
3.71 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
kdebug.h
32 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
kmap_types.h
123 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
linkage.h
114 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
local.h
140 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
local64.h
33 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
math-emu.h
6.38 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
mb-regs.h
6.94 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
mb86943a.h
1.84 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
mb93091-fpga-irqs.h
1.06 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
mb93093-fpga-irqs.h
789 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
mb93493-irqs.h
1.69 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
mb93493-regs.h
12.46 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
mem-layout.h
2.21 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
mmu.h
1.26 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
mmu_context.h
1.38 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
module.h
617 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
page.h
2.08 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
pci.h
1.23 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
percpu.h
147 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
perf_event.h
487 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
pgalloc.h
1.87 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
pgtable.h
16.02 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
processor.h
2.85 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
ptrace.h
1.2 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
sections.h
1.1 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
segment.h
1.08 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
serial-regs.h
1.63 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
serial.h
308 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
setup.h
641 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
shmparam.h
183 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
signal.h
141 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
smp.h
139 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
spinlock.h
516 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
spr-regs.h
17.93 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
string.h
1.36 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
switch_to.h
1.07 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
syscall.h
2.73 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
termios.h
425 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
thread_info.h
3.48 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
timer-regs.h
3.63 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
timex.h
720 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
tlb.h
615 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
tlbflush.h
1.88 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
topology.h
229 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
types.h
595 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
uaccess.h
6.79 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
ucontext.h
281 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
unaligned.h
694 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
unistd.h
928 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
user.h
3.29 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
vga.h
464 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
virtconvert.h
1.09 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
xor.h
29 bytes
01/28/2018 09:20:33 PM
rw-r--r--
Editing: timer-regs.h
Close
/* timer-regs.h: hardware timer register definitions * * Copyright (C) 2003 Red Hat, Inc. All Rights Reserved. * Written by David Howells (dhowells@redhat.com) * * This program is free software; you can redistribute it and/or * modify it under the terms of the GNU General Public License * as published by the Free Software Foundation; either version * 2 of the License, or (at your option) any later version. */ #ifndef _ASM_TIMER_REGS_H #define _ASM_TIMER_REGS_H #include <asm/sections.h> extern unsigned long __nongprelbss __clkin_clock_speed_HZ; extern unsigned long __nongprelbss __ext_bus_clock_speed_HZ; extern unsigned long __nongprelbss __res_bus_clock_speed_HZ; extern unsigned long __nongprelbss __sdram_clock_speed_HZ; extern unsigned long __nongprelbss __core_bus_clock_speed_HZ; extern unsigned long __nongprelbss __core_clock_speed_HZ; extern unsigned long __nongprelbss __dsu_clock_speed_HZ; extern unsigned long __nongprelbss __serial_clock_speed_HZ; #define __get_CLKC() ({ *(volatile unsigned long *)(0xfeff9a00); }) static inline void __set_CLKC(unsigned long v) { int tmp; asm volatile(" st%I0.p %2,%M0 \n" " setlos %3,%1 \n" " membar \n" "0: \n" " subicc %1,#1,%1,icc0 \n" " bnc icc0,#1,0b \n" : "=m"(*(volatile unsigned long *) 0xfeff9a00), "=r"(tmp) : "r"(v), "i"(256) : "icc0"); } #define __get_TCTR() ({ *(volatile unsigned long *)(0xfeff9418); }) #define __get_TPRV() ({ *(volatile unsigned long *)(0xfeff9420); }) #define __get_TPRCKSL() ({ *(volatile unsigned long *)(0xfeff9428); }) #define __get_TCSR(T) ({ *(volatile unsigned long *)(0xfeff9400 + 8 * (T)); }) #define __get_TxCKSL(T) ({ *(volatile unsigned long *)(0xfeff9430 + 8 * (T)); }) #define __get_TCSR_DATA(T) ({ __get_TCSR(T) >> 24; }) #define __set_TCTR(V) do { *(volatile unsigned long *)(0xfeff9418) = (V); mb(); } while(0) #define __set_TPRV(V) do { *(volatile unsigned long *)(0xfeff9420) = (V) << 24; mb(); } while(0) #define __set_TPRCKSL(V) do { *(volatile unsigned long *)(0xfeff9428) = (V); mb(); } while(0) #define __set_TCSR(T,V) \ do { *(volatile unsigned long *)(0xfeff9400 + 8 * (T)) = (V); mb(); } while(0) #define __set_TxCKSL(T,V) \ do { *(volatile unsigned long *)(0xfeff9430 + 8 * (T)) = (V); mb(); } while(0) #define __set_TCSR_DATA(T,V) __set_TCSR(T, (V) << 24) #define __set_TxCKSL_DATA(T,V) __set_TxCKSL(T, TxCKSL_EIGHT | __TxCKSL_SELECT((V))) /* clock control register */ #define CLKC_CMODE 0x0f000000 #define CLKC_SLPL 0x000f0000 #define CLKC_P0 0x00000100 #define CLKC_CM 0x00000003 #define CLKC_CMODE_s 24 /* timer control register - non-readback mode */ #define TCTR_MODE_0 0x00000000 #define TCTR_MODE_2 0x04000000 #define TCTR_MODE_4 0x08000000 #define TCTR_MODE_5 0x0a000000 #define TCTR_RL_LATCH 0x00000000 #define TCTR_RL_RW_LOW8 0x10000000 #define TCTR_RL_RW_HIGH8 0x20000000 #define TCTR_RL_RW_LH8 0x30000000 #define TCTR_SC_CTR0 0x00000000 #define TCTR_SC_CTR1 0x40000000 #define TCTR_SC_CTR2 0x80000000 /* timer control register - readback mode */ #define TCTR_CNT0 0x02000000 #define TCTR_CNT1 0x04000000 #define TCTR_CNT2 0x08000000 #define TCTR_NSTATUS 0x10000000 #define TCTR_NCOUNT 0x20000000 #define TCTR_SC_READBACK 0xc0000000 /* timer control status registers - non-readback mode */ #define TCSRx_DATA 0xff000000 /* timer control status registers - readback mode */ #define TCSRx_OUTPUT 0x80000000 #define TCSRx_NULLCOUNT 0x40000000 #define TCSRx_RL 0x30000000 #define TCSRx_MODE 0x07000000 /* timer clock select registers */ #define TxCKSL_SELECT 0x0f000000 #define __TxCKSL_SELECT(X) ((X) << 24) #define TxCKSL_EIGHT 0xf0000000 #endif /* _ASM_TIMER_REGS_H */