OXIESEC PANEL
- Current Dir:
/
/
usr
/
src
/
linux-headers-4.15.0-213
/
arch
/
frv
/
include
/
asm
Server IP: 139.59.38.164
Upload:
Create Dir:
Name
Size
Modified
Perms
📁
..
-
05/09/2024 07:14:12 AM
rwxr-xr-x
📄
Kbuild
290 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
asm-offsets.h
35 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
atomic.h
4.97 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
atomic_defs.h
4.66 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
ax88796.h
751 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
barrier.h
720 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
bitops.h
7.12 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
bug.h
1.36 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
bugs.h
445 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
busctl-regs.h
2.02 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
cache.h
727 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
cacheflush.h
3.05 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
checksum.h
4.53 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
cmpxchg.h
4.56 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
cpu-irqs.h
2.59 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
current.h
685 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
delay.h
1.28 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
div64.h
31 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
dm9000.h
1.12 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
dma-mapping.h
448 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
dma.h
3.63 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
elf.h
5.18 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
emergency-restart.h
149 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
fpu.h
261 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
ftrace.h
12 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
futex.h
416 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
gdb-stub.h
4.47 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
gpio-regs.h
3.64 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
hardirq.h
666 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
highmem.h
4.09 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
hw_irq.h
484 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
io.h
9.75 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
irc-regs.h
1.78 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
irq.h
760 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
irq_regs.h
764 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
irqflags.h
3.71 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
kdebug.h
32 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
kmap_types.h
123 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
linkage.h
114 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
local.h
140 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
local64.h
33 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
math-emu.h
6.38 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
mb-regs.h
6.94 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
mb86943a.h
1.84 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
mb93091-fpga-irqs.h
1.06 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
mb93093-fpga-irqs.h
789 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
mb93493-irqs.h
1.69 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
mb93493-regs.h
12.46 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
mem-layout.h
2.21 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
mmu.h
1.26 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
mmu_context.h
1.38 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
module.h
617 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
page.h
2.08 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
pci.h
1.23 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
percpu.h
147 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
perf_event.h
487 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
pgalloc.h
1.87 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
pgtable.h
16.02 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
processor.h
2.85 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
ptrace.h
1.2 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
sections.h
1.1 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
segment.h
1.08 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
serial-regs.h
1.63 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
serial.h
308 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
setup.h
641 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
shmparam.h
183 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
signal.h
141 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
smp.h
139 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
spinlock.h
516 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
spr-regs.h
17.93 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
string.h
1.36 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
switch_to.h
1.07 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
syscall.h
2.73 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
termios.h
425 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
thread_info.h
3.48 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
timer-regs.h
3.63 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
timex.h
720 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
tlb.h
615 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
tlbflush.h
1.88 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
topology.h
229 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
types.h
595 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
uaccess.h
6.79 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
ucontext.h
281 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
unaligned.h
694 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
unistd.h
928 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
user.h
3.29 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
vga.h
464 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
virtconvert.h
1.09 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
xor.h
29 bytes
01/28/2018 09:20:33 PM
rw-r--r--
Editing: dma.h
Close
/* dma.h: FRV DMA controller management * * Copyright (C) 2004 Red Hat, Inc. All Rights Reserved. * Written by David Howells (dhowells@redhat.com) * * This program is free software; you can redistribute it and/or * modify it under the terms of the GNU General Public License * as published by the Free Software Foundation; either version * 2 of the License, or (at your option) any later version. */ #ifndef _ASM_DMA_H #define _ASM_DMA_H //#define DMA_DEBUG 1 #include <linux/interrupt.h> #undef MAX_DMA_CHANNELS /* don't use kernel/dma.c */ /* under 2.4 this is actually needed by the new bootmem allocator */ #define MAX_DMA_ADDRESS PAGE_OFFSET /* * FRV DMA controller management */ typedef irqreturn_t (*dma_irq_handler_t)(int dmachan, unsigned long cstr, void *data); extern void frv_dma_init(void); extern int frv_dma_open(const char *devname, unsigned long dmamask, int dmacap, dma_irq_handler_t handler, unsigned long irq_flags, void *data); /* channels required */ #define FRV_DMA_MASK_ANY ULONG_MAX /* any channel */ /* capabilities required */ #define FRV_DMA_CAP_DREQ 0x01 /* DMA request pin */ #define FRV_DMA_CAP_DACK 0x02 /* DMA ACK pin */ #define FRV_DMA_CAP_DONE 0x04 /* DMA done pin */ extern void frv_dma_close(int dma); extern void frv_dma_config(int dma, unsigned long ccfr, unsigned long cctr, unsigned long apr); extern void frv_dma_start(int dma, unsigned long sba, unsigned long dba, unsigned long pix, unsigned long six, unsigned long bcl); extern void frv_dma_restart_circular(int dma, unsigned long six); extern void frv_dma_stop(int dma); extern int is_frv_dma_interrupting(int dma); extern void frv_dma_dump(int dma); extern void frv_dma_status_clear(int dma); #define FRV_DMA_NCHANS 8 #define FRV_DMA_4CHANS 4 #define FRV_DMA_8CHANS 8 #define DMAC_CCFRx 0x00 /* channel configuration reg */ #define DMAC_CCFRx_CM_SHIFT 16 #define DMAC_CCFRx_CM_DA 0x00000000 #define DMAC_CCFRx_CM_SCA 0x00010000 #define DMAC_CCFRx_CM_DCA 0x00020000 #define DMAC_CCFRx_CM_2D 0x00030000 #define DMAC_CCFRx_ATS_SHIFT 8 #define DMAC_CCFRx_RS_INTERN 0x00000000 #define DMAC_CCFRx_RS_EXTERN 0x00000001 #define DMAC_CCFRx_RS_SHIFT 0 #define DMAC_CSTRx 0x08 /* channel status reg */ #define DMAC_CSTRx_FS 0x0000003f #define DMAC_CSTRx_NE 0x00000100 #define DMAC_CSTRx_FED 0x00000200 #define DMAC_CSTRx_WER 0x00000800 #define DMAC_CSTRx_RER 0x00001000 #define DMAC_CSTRx_CE 0x00002000 #define DMAC_CSTRx_INT 0x00800000 #define DMAC_CSTRx_BUSY 0x80000000 #define DMAC_CCTRx 0x10 /* channel control reg */ #define DMAC_CCTRx_DSIZ_1 0x00000000 #define DMAC_CCTRx_DSIZ_2 0x00000001 #define DMAC_CCTRx_DSIZ_4 0x00000002 #define DMAC_CCTRx_DSIZ_32 0x00000005 #define DMAC_CCTRx_DAU_HOLD 0x00000000 #define DMAC_CCTRx_DAU_INC 0x00000010 #define DMAC_CCTRx_DAU_DEC 0x00000020 #define DMAC_CCTRx_SSIZ_1 0x00000000 #define DMAC_CCTRx_SSIZ_2 0x00000100 #define DMAC_CCTRx_SSIZ_4 0x00000200 #define DMAC_CCTRx_SSIZ_32 0x00000500 #define DMAC_CCTRx_SAU_HOLD 0x00000000 #define DMAC_CCTRx_SAU_INC 0x00001000 #define DMAC_CCTRx_SAU_DEC 0x00002000 #define DMAC_CCTRx_FC 0x08000000 #define DMAC_CCTRx_ICE 0x10000000 #define DMAC_CCTRx_IE 0x40000000 #define DMAC_CCTRx_ACT 0x80000000 #define DMAC_SBAx 0x18 /* source base address reg */ #define DMAC_DBAx 0x20 /* data base address reg */ #define DMAC_PIXx 0x28 /* primary index reg */ #define DMAC_SIXx 0x30 /* secondary index reg */ #define DMAC_BCLx 0x38 /* byte count limit reg */ #define DMAC_APRx 0x40 /* alternate pointer reg */ /* * required for PCI + MODULES */ #ifdef CONFIG_PCI extern int isa_dma_bridge_buggy; #else #define isa_dma_bridge_buggy (0) #endif #endif /* _ASM_DMA_H */