OXIESEC PANEL
- Current Dir:
/
/
usr
/
src
/
linux-headers-4.15.0-213
/
arch
/
parisc
/
include
/
asm
Server IP: 139.59.38.164
Upload:
Create Dir:
Name
Size
Modified
Perms
📁
..
-
05/09/2024 07:14:13 AM
rwxr-xr-x
📄
Kbuild
610 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
agp.h
596 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
asm-offsets.h
35 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
asmregs.h
3.04 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
assembly.h
12.94 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
atomic.h
8.24 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
barrier.h
2.44 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
bitops.h
5.89 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
bug.h
2.35 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
bugs.h
340 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
cache.h
1.59 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
cacheflush.h
4.06 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
checksum.h
5.48 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
cmpxchg.h
3.62 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
compat.h
6.52 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
compat_ucontext.h
591 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
delay.h
533 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
dma-mapping.h
2.42 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
dma.h
5.71 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
dwarf.h
602 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
eisa_bus.h
702 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
eisa_eeprom.h
4.42 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
elf.h
14.31 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
fb.h
403 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
fixmap.h
1.15 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
floppy.h
6.61 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
ftrace.h
379 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
futex.h
2.66 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
grfioctl.h
4.68 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
hardirq.h
1.3 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
hardware.h
4.1 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
hash.h
5.07 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
hugetlb.h
1.67 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
ide.h
1.09 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
io.h
8.14 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
irq.h
1.23 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
irqflags.h
1.02 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
kbdleds.h
477 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
kmap_types.h
221 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
ldcw.h
2.15 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
led.h
1.33 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
linkage.h
759 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
machdep.h
349 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
mckinley.h
270 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
mmu.h
195 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
mmu_context.h
2.08 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
mmzone.h
1.51 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
module.h
527 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
page.h
5.42 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
parisc-device.h
1.92 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
parport.h
358 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
pci.h
6.57 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
pdc.h
3.93 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
pdc_chassis.h
15.06 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
pdcpat.h
15 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
perf.h
1.89 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
perf_event.h
152 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
pgalloc.h
4.22 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
pgtable.h
18.92 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
prefetch.h
1.12 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
processor.h
9.86 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
psw.h
2.39 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
ptrace.h
803 bytes
06/16/2023 05:32:39 PM
rw-r--r--
📄
ropes.h
9.73 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
rt_sigframe.h
745 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
runway.h
320 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
sections.h
283 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
serial.h
124 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
shmparam.h
263 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
signal.h
841 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
smp.h
1.25 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
socket.h
311 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
special_insns.h
1015 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
spinlock.h
4.02 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
spinlock_types.h
483 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
string.h
247 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
superio.h
3.25 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
switch_to.h
332 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
syscall.h
1.4 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
termios.h
1.72 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
thread_info.h
3.15 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
timex.h
372 bytes
06/16/2023 05:32:39 PM
rw-r--r--
📄
tlb.h
672 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
tlbflush.h
2.63 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
topology.h
900 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
traps.h
468 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
uaccess.h
6.55 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
ucontext.h
327 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
unaligned.h
472 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
unistd.h
5.47 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
unwind.h
2.56 KB
01/28/2018 09:20:33 PM
rw-r--r--
Editing: eisa_eeprom.h
Close
/* * eisa_eeprom.h - provide support for EISA adapters in PA-RISC machines * * This program is free software; you can redistribute it and/or * modify it under the terms of the GNU General Public License * as published by the Free Software Foundation; either version * 2 of the License, or (at your option) any later version. * * Copyright (c) 2001, 2002 Daniel Engstrom <5116@telia.com> * */ #ifndef ASM_EISA_EEPROM_H #define ASM_EISA_EEPROM_H extern void __iomem *eisa_eeprom_addr; #define HPEE_MAX_LENGTH 0x2000 /* maximum eeprom length */ #define HPEE_SLOT_INFO(slot) (20+(48*slot)) struct eeprom_header { u_int32_t num_writes; /* number of writes */ u_int8_t flags; /* flags, usage? */ u_int8_t ver_maj; u_int8_t ver_min; u_int8_t num_slots; /* number of EISA slots in system */ u_int16_t csum; /* checksum, I don't know how to calculate this */ u_int8_t pad[10]; } __attribute__ ((packed)); struct eeprom_eisa_slot_info { u_int32_t eisa_slot_id; u_int32_t config_data_offset; u_int32_t num_writes; u_int16_t csum; u_int16_t num_functions; u_int16_t config_data_length; /* bits 0..3 are the duplicate slot id */ #define HPEE_SLOT_INFO_EMBEDDED 0x10 #define HPEE_SLOT_INFO_VIRTUAL 0x20 #define HPEE_SLOT_INFO_NO_READID 0x40 #define HPEE_SLOT_INFO_DUPLICATE 0x80 u_int8_t slot_info; #define HPEE_SLOT_FEATURES_ENABLE 0x01 #define HPEE_SLOT_FEATURES_IOCHK 0x02 #define HPEE_SLOT_FEATURES_CFG_INCOMPLETE 0x80 u_int8_t slot_features; u_int8_t ver_min; u_int8_t ver_maj; #define HPEE_FUNCTION_INFO_HAVE_TYPE 0x01 #define HPEE_FUNCTION_INFO_HAVE_MEMORY 0x02 #define HPEE_FUNCTION_INFO_HAVE_IRQ 0x04 #define HPEE_FUNCTION_INFO_HAVE_DMA 0x08 #define HPEE_FUNCTION_INFO_HAVE_PORT 0x10 #define HPEE_FUNCTION_INFO_HAVE_PORT_INIT 0x20 /* I think there are two slighty different * versions of the function_info field * one int the fixed header and one optional * in the parsed slot data area */ #define HPEE_FUNCTION_INFO_HAVE_FUNCTION 0x01 #define HPEE_FUNCTION_INFO_F_DISABLED 0x80 #define HPEE_FUNCTION_INFO_CFG_FREE_FORM 0x40 u_int8_t function_info; #define HPEE_FLAG_BOARD_IS_ISA 0x01 /* flag and minor version for isa board */ u_int8_t flags; u_int8_t pad[24]; } __attribute__ ((packed)); #define HPEE_MEMORY_MAX_ENT 9 /* memory descriptor: byte 0 */ #define HPEE_MEMORY_WRITABLE 0x01 #define HPEE_MEMORY_CACHABLE 0x02 #define HPEE_MEMORY_TYPE_MASK 0x18 #define HPEE_MEMORY_TYPE_SYS 0x00 #define HPEE_MEMORY_TYPE_EXP 0x08 #define HPEE_MEMORY_TYPE_VIR 0x10 #define HPEE_MEMORY_TYPE_OTH 0x18 #define HPEE_MEMORY_SHARED 0x20 #define HPEE_MEMORY_MORE 0x80 /* memory descriptor: byte 1 */ #define HPEE_MEMORY_WIDTH_MASK 0x03 #define HPEE_MEMORY_WIDTH_BYTE 0x00 #define HPEE_MEMORY_WIDTH_WORD 0x01 #define HPEE_MEMORY_WIDTH_DWORD 0x02 #define HPEE_MEMORY_DECODE_MASK 0x0c #define HPEE_MEMORY_DECODE_20BITS 0x00 #define HPEE_MEMORY_DECODE_24BITS 0x04 #define HPEE_MEMORY_DECODE_32BITS 0x08 /* byte 2 and 3 are a 16bit LE value * containing the memory size in kilobytes */ /* byte 4,5,6 are a 24bit LE value * containing the memory base address */ #define HPEE_IRQ_MAX_ENT 7 /* Interrupt entry: byte 0 */ #define HPEE_IRQ_CHANNEL_MASK 0xf #define HPEE_IRQ_TRIG_LEVEL 0x20 #define HPEE_IRQ_MORE 0x80 /* byte 1 seems to be unused */ #define HPEE_DMA_MAX_ENT 4 /* dma entry: byte 0 */ #define HPEE_DMA_CHANNEL_MASK 7 #define HPEE_DMA_SIZE_MASK 0xc #define HPEE_DMA_SIZE_BYTE 0x0 #define HPEE_DMA_SIZE_WORD 0x4 #define HPEE_DMA_SIZE_DWORD 0x8 #define HPEE_DMA_SHARED 0x40 #define HPEE_DMA_MORE 0x80 /* dma entry: byte 1 */ #define HPEE_DMA_TIMING_MASK 0x30 #define HPEE_DMA_TIMING_ISA 0x0 #define HPEE_DMA_TIMING_TYPEA 0x10 #define HPEE_DMA_TIMING_TYPEB 0x20 #define HPEE_DMA_TIMING_TYPEC 0x30 #define HPEE_PORT_MAX_ENT 20 /* port entry byte 0 */ #define HPEE_PORT_SIZE_MASK 0x1f #define HPEE_PORT_SHARED 0x40 #define HPEE_PORT_MORE 0x80 /* byte 1 and 2 is a 16bit LE value * containing the start port number */ #define HPEE_PORT_INIT_MAX_LEN 60 /* in bytes here */ /* port init entry byte 0 */ #define HPEE_PORT_INIT_WIDTH_MASK 0x3 #define HPEE_PORT_INIT_WIDTH_BYTE 0x0 #define HPEE_PORT_INIT_WIDTH_WORD 0x1 #define HPEE_PORT_INIT_WIDTH_DWORD 0x2 #define HPEE_PORT_INIT_MASK 0x4 #define HPEE_PORT_INIT_MORE 0x80 #define HPEE_SELECTION_MAX_ENT 26 #define HPEE_TYPE_MAX_LEN 80 #endif