OXIESEC PANEL
- Current Dir:
/
/
usr
/
src
/
linux-headers-4.15.0-197
/
arch
/
powerpc
/
include
/
asm
Server IP: 139.59.38.164
Upload:
Create Dir:
Name
Size
Modified
Perms
📁
..
-
11/17/2022 06:42:16 AM
rwxr-xr-x
📄
8xx_immap.h
13.77 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
Kbuild
248 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
accounting.h
1 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
agp.h
525 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
archrandom.h
1016 bytes
11/01/2022 04:52:05 PM
rw-r--r--
📄
asm-compat.h
2.53 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
asm-offsets.h
35 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
asm-prototypes.h
4.78 KB
11/01/2022 04:52:05 PM
rw-r--r--
📄
async_tx.h
1.64 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
atomic.h
13.57 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
backlight.h
1.09 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
barrier.h
3.57 KB
11/01/2022 04:52:05 PM
rw-r--r--
📄
bitops.h
7.8 KB
11/01/2022 04:52:05 PM
rw-r--r--
📁
book3s
-
11/17/2022 06:42:21 AM
rwxr-xr-x
📄
bootx.h
1.12 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
btext.h
926 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
bug.h
3.55 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
bugs.h
486 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
cache.h
2.47 KB
11/01/2022 04:52:05 PM
rw-r--r--
📄
cacheflush.h
3.76 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
cell-pmu.h
4.04 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
cell-regs.h
9.57 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
checksum.h
5.85 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
cmpxchg.h
12.16 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
code-patching-asm.h
397 bytes
11/01/2022 04:52:05 PM
rw-r--r--
📄
code-patching.h
5.01 KB
11/01/2022 04:52:05 PM
rw-r--r--
📄
compat.h
6.26 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
context_tracking.h
245 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
copro.h
769 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
cpm.h
5.09 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
cpm1.h
21.08 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
cpm2.h
48.43 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
cpu_has_feature.h
1.31 KB
11/01/2022 04:52:05 PM
rw-r--r--
📄
cpufeature.h
1.18 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
cpuidle.h
3.31 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
cputable.h
22.56 KB
11/01/2022 04:52:05 PM
rw-r--r--
📄
cputhreads.h
2.92 KB
11/01/2022 04:52:05 PM
rw-r--r--
📄
cputime.h
1.59 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
current.h
835 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
dbdma.h
3.72 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
dbell.h
2.78 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
dcr-generic.h
1.58 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
dcr-mmio.h
1.68 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
dcr-native.h
4.42 KB
11/01/2022 04:52:05 PM
rw-r--r--
📄
dcr-regs.h
5.71 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
dcr.h
2.73 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
debug.h
1.97 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
debugfs.h
489 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
delay.h
3.42 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
device.h
1.1 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
disassemble.h
2.73 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
dma-mapping.h
4.12 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
dma.h
10.51 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
dt_cpu_ftrs.h
816 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
edac.h
1.08 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
eeh.h
14.44 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
eeh_event.h
1.36 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
ehv_pic.h
963 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
elf.h
6.29 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
emergency-restart.h
43 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
emulated_ops.h
2.58 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
epapr_hcalls.h
16.44 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
exception-64e.h
7.21 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
exception-64s.h
22.72 KB
11/01/2022 04:52:05 PM
rw-r--r--
📄
exec.h
246 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
extable.h
904 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
fadump.h
6.1 KB
11/01/2022 04:52:05 PM
rw-r--r--
📄
fb.h
483 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
feature-fixups.h
8.76 KB
11/01/2022 04:52:05 PM
rw-r--r--
📄
firmware.h
4.71 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
fixmap.h
2.33 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
floppy.h
4.86 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
fs_pd.h
1.02 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
fsl_85xx_cache_sram.h
1.43 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
fsl_gtm.h
1.38 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
fsl_hcalls.h
17.2 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
fsl_lbc.h
10.9 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
fsl_pamu_stash.h
1.1 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
fsl_pm.h
1.36 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
ftrace.h
2.1 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
futex.h
2.4 KB
11/01/2022 04:52:05 PM
rw-r--r--
📄
grackle.h
331 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
hardirq.h
1.15 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
head-64.h
13.86 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
heathrow.h
2.53 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
highmem.h
2.41 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
hmi.h
1.49 KB
11/01/2022 04:52:05 PM
rw-r--r--
📄
hugetlb.h
4.73 KB
11/01/2022 04:52:05 PM
rw-r--r--
📄
hvcall.h
15.35 KB
11/01/2022 04:52:05 PM
rw-r--r--
📄
hvconsole.h
1.37 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
hvcserver.h
2.09 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
hvsi.h
2.78 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
hw_breakpoint.h
3.07 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
hw_irq.h
5.24 KB
11/01/2022 04:52:05 PM
rw-r--r--
📄
hydra.h
2.91 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
i8259.h
361 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
ibmebus.h
2.15 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
icswx.h
4.71 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
ide.h
586 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
ima.h
772 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
imc-pmu.h
2.87 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
immap_cpm2.h
10.5 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
io-defs.h
3.09 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
io-workarounds.h
1.54 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
io.h
28.02 KB
11/01/2022 04:52:05 PM
rw-r--r--
📄
io_event_irq.h
1.91 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
iommu.h
10.16 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
ipic.h
3.51 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
irq.h
1.83 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
irq_work.h
252 bytes
11/01/2022 04:52:05 PM
rw-r--r--
📄
irqflags.h
1.7 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
isa-bridge.h
654 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
jump_label.h
1.62 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
kdebug.h
291 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
kdump.h
1.37 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
kexec.h
4.02 KB
11/01/2022 04:52:05 PM
rw-r--r--
📄
keylargo.h
10.8 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
kgdb.h
2.06 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
kmap_types.h
434 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
kprobes.h
3.75 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
kup.h
1021 bytes
11/01/2022 04:52:05 PM
rw-r--r--
📄
kvm_asm.h
5.46 KB
11/01/2022 04:52:05 PM
rw-r--r--
📄
kvm_book3s.h
12.06 KB
11/01/2022 04:52:05 PM
rw-r--r--
📄
kvm_book3s_32.h
1.39 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
kvm_book3s_64.h
12.62 KB
11/01/2022 04:52:05 PM
rw-r--r--
📄
kvm_book3s_asm.h
4.4 KB
11/01/2022 04:52:05 PM
rw-r--r--
📄
kvm_booke.h
2.68 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
kvm_booke_hv_asm.h
2.03 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
kvm_fpu.h
2.74 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
kvm_host.h
19.92 KB
11/01/2022 04:52:05 PM
rw-r--r--
📄
kvm_para.h
1.49 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
kvm_ppc.h
34.83 KB
11/01/2022 04:52:05 PM
rw-r--r--
📄
libata-portmap.h
249 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
linkage.h
501 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
livepatch.h
1.65 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
local.h
3.79 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
lppaca.h
5.02 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
lv1call.h
18.74 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
machdep.h
9.7 KB
11/01/2022 04:52:05 PM
rw-r--r--
📄
macio.h
3.89 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
mc146818rtc.h
943 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
mce.h
5.58 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
mediabay.h
1.34 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
mm-arch-hooks.h
839 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
mman.h
1.33 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
mmu-40x.h
1.94 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
mmu-44x.h
5.56 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
mmu-8xx.h
8.6 KB
11/01/2022 04:52:05 PM
rw-r--r--
📄
mmu-book3e.h
9.47 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
mmu.h
9.2 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
mmu_context.h
6.26 KB
11/01/2022 04:52:05 PM
rw-r--r--
📄
mmzone.h
1.08 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
module.h
2.47 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
mpc5121.h
3.82 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
mpc52xx.h
10.85 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
mpc52xx_psc.h
9.89 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
mpc5xxx.h
641 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
mpc6xx.h
143 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
mpc8260.h
742 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
mpc85xx.h
2.52 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
mpic.h
13.97 KB
11/01/2022 04:52:05 PM
rw-r--r--
📄
mpic_msgr.h
3.52 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
mpic_timer.h
1.39 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
msi_bitmap.h
1.01 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
nmi.h
238 bytes
11/01/2022 04:52:05 PM
rw-r--r--
📁
nohash
-
11/17/2022 06:42:21 AM
rwxr-xr-x
📄
nvram.h
3.21 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
ohare.h
1.64 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
opal-api.h
29.34 KB
11/01/2022 04:52:05 PM
rw-r--r--
📄
opal.h
16.53 KB
11/01/2022 04:52:05 PM
rw-r--r--
📄
oprofile_impl.h
3 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
paca.h
8.06 KB
11/01/2022 04:52:05 PM
rw-r--r--
📄
page.h
10.65 KB
11/01/2022 04:52:05 PM
rw-r--r--
📄
page_32.h
1.57 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
page_64.h
2.93 KB
11/01/2022 04:52:05 PM
rw-r--r--
📄
parport.h
956 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
pasemi_dma.h
23.32 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
pci-bridge.h
9.21 KB
11/01/2022 04:52:05 PM
rw-r--r--
📄
pci.h
4.58 KB
11/01/2022 04:52:05 PM
rw-r--r--
📄
percpu.h
468 bytes
11/01/2022 04:52:05 PM
rw-r--r--
📄
perf_event.h
1.23 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
perf_event_fsl_emb.h
1.42 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
perf_event_server.h
6.3 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
pgalloc.h
620 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
pgtable-be-types.h
2.76 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
pgtable-types.h
1.94 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
pgtable.h
2.45 KB
11/01/2022 04:52:05 PM
rw-r--r--
📄
plpar_wrappers.h
8.35 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
pmac_feature.h
13.08 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
pmac_low_i2c.h
3.24 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
pmac_pfunc.h
8.01 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
pmc.h
1.35 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
pmi.h
1.77 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
pnv-ocxl.h
1.4 KB
11/01/2022 04:52:05 PM
rw-r--r--
📄
pnv-pci.h
3.22 KB
11/01/2022 04:52:05 PM
rw-r--r--
📄
powernv.h
1.57 KB
11/01/2022 04:52:05 PM
rw-r--r--
📄
ppc-opcode.h
19.05 KB
11/01/2022 04:52:05 PM
rw-r--r--
📄
ppc-pci.h
2.69 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
ppc4xx.h
530 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
ppc4xx_ocm.h
1.41 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
ppc_asm.h
21.63 KB
11/01/2022 04:52:05 PM
rw-r--r--
📄
probes.h
2.11 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
processor.h
15 KB
11/01/2022 04:52:05 PM
rw-r--r--
📄
prom.h
7.17 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
ps3.h
15.44 KB
11/01/2022 04:52:05 PM
rw-r--r--
📄
ps3av.h
23.49 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
ps3gpu.h
2.44 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
ps3stor.h
1.99 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
pte-common.h
6.27 KB
11/01/2022 04:52:05 PM
rw-r--r--
📄
pte-walk.h
1.11 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
ptrace.h
7.14 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
reg.h
61.61 KB
11/01/2022 04:52:05 PM
rw-r--r--
📄
reg_8xx.h
4.96 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
reg_a2.h
6.16 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
reg_booke.h
36.17 KB
11/01/2022 04:52:05 PM
rw-r--r--
📄
reg_fsl_emb.h
3.65 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
rheap.h
2.43 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
rio.h
637 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
rtas.h
14.67 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
runlatch.h
1.16 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
scom.h
4.92 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
seccomp.h
249 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
sections.h
1.9 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
security_features.h
3.03 KB
11/01/2022 04:52:05 PM
rw-r--r--
📄
serial.h
677 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
setjmp.h
630 bytes
11/01/2022 04:52:05 PM
rw-r--r--
📄
setup.h
2.44 KB
11/01/2022 04:52:05 PM
rw-r--r--
📄
sfp-machine.h
12.38 KB
11/01/2022 04:52:05 PM
rw-r--r--
📄
shmparam.h
206 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
signal.h
225 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
slice.h
1.12 KB
11/01/2022 04:52:05 PM
rw-r--r--
📄
smp.h
6.13 KB
11/01/2022 04:52:05 PM
rw-r--r--
📄
smu.h
19.33 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
sparsemem.h
1.1 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
spinlock.h
7.04 KB
11/01/2022 04:52:05 PM
rw-r--r--
📄
spinlock_types.h
424 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
spu.h
25.28 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
spu_csa.h
6.64 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
spu_info.h
908 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
spu_priv1.h
5.68 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
sstep.h
4.58 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
string.h
1.74 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
swab.h
377 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
swiotlb.h
810 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
switch_to.h
2.66 KB
11/01/2022 04:52:05 PM
rw-r--r--
📄
synch.h
1.36 KB
11/01/2022 04:52:05 PM
rw-r--r--
📄
syscall.h
2.8 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
syscalls.h
684 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
systbl.h
9.28 KB
11/01/2022 04:52:05 PM
rw-r--r--
📄
tce.h
1.72 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
termios.h
860 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
thread_info.h
5.31 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
time.h
4.82 KB
11/01/2022 04:52:05 PM
rw-r--r--
📄
timex.h
967 bytes
11/01/2022 04:52:05 PM
rw-r--r--
📄
tlb.h
2.47 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
tlbflush.h
2.93 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
tm.h
690 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
topology.h
2.92 KB
11/01/2022 04:52:05 PM
rw-r--r--
📄
trace.h
4.17 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
trace_clock.h
517 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
tsi108.h
3.39 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
tsi108_irq.h
4.48 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
tsi108_pci.h
1.82 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
types.h
1 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
uaccess.h
13.21 KB
11/01/2022 04:52:05 PM
rw-r--r--
📄
udbg.h
2.16 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
uic.h
616 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
unaligned.h
548 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
uninorth.h
8.21 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
unistd.h
1.52 KB
11/01/2022 04:52:05 PM
rw-r--r--
📄
uprobes.h
1.41 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
user.h
2.14 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
vas.h
4.61 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
vdso.h
1.53 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
vdso_datapage.h
4.4 KB
11/01/2022 04:52:05 PM
rw-r--r--
📄
vga.h
1.24 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
vio.h
4.79 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
word-at-a-time.h
4.75 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
xics.h
4.31 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
xilinx_intc.h
598 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
xilinx_pci.h
551 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
xive-regs.h
3.73 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
xive.h
5.35 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
xmon.h
927 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
xor.h
2.11 KB
01/28/2018 09:20:33 PM
rw-r--r--
Editing: mpc52xx_psc.h
Close
/* * include/asm-ppc/mpc52xx_psc.h * * Definitions of consts/structs to drive the Freescale MPC52xx OnChip * PSCs. Theses are shared between multiple drivers since a PSC can be * UART, AC97, IR, I2S, ... So this header is in asm-ppc. * * * Maintainer : Sylvain Munaut <tnt@246tNt.com> * * Based/Extracted from some header of the 2.4 originally written by * Dale Farnsworth <dfarnsworth@mvista.com> * * Copyright (C) 2004 Sylvain Munaut <tnt@246tNt.com> * Copyright (C) 2003 MontaVista, Software, Inc. * * This file is licensed under the terms of the GNU General Public License * version 2. This program is licensed "as is" without any warranty of any * kind, whether express or implied. */ #ifndef __ASM_MPC52xx_PSC_H__ #define __ASM_MPC52xx_PSC_H__ #include <asm/types.h> /* Max number of PSCs */ #ifdef CONFIG_PPC_MPC512x #define MPC52xx_PSC_MAXNUM 12 #else #define MPC52xx_PSC_MAXNUM 6 #endif /* Programmable Serial Controller (PSC) status register bits */ #define MPC52xx_PSC_SR_UNEX_RX 0x0001 #define MPC52xx_PSC_SR_DATA_VAL 0x0002 #define MPC52xx_PSC_SR_DATA_OVR 0x0004 #define MPC52xx_PSC_SR_CMDSEND 0x0008 #define MPC52xx_PSC_SR_CDE 0x0080 #define MPC52xx_PSC_SR_RXRDY 0x0100 #define MPC52xx_PSC_SR_RXFULL 0x0200 #define MPC52xx_PSC_SR_TXRDY 0x0400 #define MPC52xx_PSC_SR_TXEMP 0x0800 #define MPC52xx_PSC_SR_OE 0x1000 #define MPC52xx_PSC_SR_PE 0x2000 #define MPC52xx_PSC_SR_FE 0x4000 #define MPC52xx_PSC_SR_RB 0x8000 /* PSC Command values */ #define MPC52xx_PSC_RX_ENABLE 0x0001 #define MPC52xx_PSC_RX_DISABLE 0x0002 #define MPC52xx_PSC_TX_ENABLE 0x0004 #define MPC52xx_PSC_TX_DISABLE 0x0008 #define MPC52xx_PSC_SEL_MODE_REG_1 0x0010 #define MPC52xx_PSC_RST_RX 0x0020 #define MPC52xx_PSC_RST_TX 0x0030 #define MPC52xx_PSC_RST_ERR_STAT 0x0040 #define MPC52xx_PSC_RST_BRK_CHG_INT 0x0050 #define MPC52xx_PSC_START_BRK 0x0060 #define MPC52xx_PSC_STOP_BRK 0x0070 /* PSC TxRx FIFO status bits */ #define MPC52xx_PSC_RXTX_FIFO_ERR 0x0040 #define MPC52xx_PSC_RXTX_FIFO_UF 0x0020 #define MPC52xx_PSC_RXTX_FIFO_OF 0x0010 #define MPC52xx_PSC_RXTX_FIFO_FR 0x0008 #define MPC52xx_PSC_RXTX_FIFO_FULL 0x0004 #define MPC52xx_PSC_RXTX_FIFO_ALARM 0x0002 #define MPC52xx_PSC_RXTX_FIFO_EMPTY 0x0001 /* PSC interrupt status/mask bits */ #define MPC52xx_PSC_IMR_UNEX_RX_SLOT 0x0001 #define MPC52xx_PSC_IMR_DATA_VALID 0x0002 #define MPC52xx_PSC_IMR_DATA_OVR 0x0004 #define MPC52xx_PSC_IMR_CMD_SEND 0x0008 #define MPC52xx_PSC_IMR_ERROR 0x0040 #define MPC52xx_PSC_IMR_DEOF 0x0080 #define MPC52xx_PSC_IMR_TXRDY 0x0100 #define MPC52xx_PSC_IMR_RXRDY 0x0200 #define MPC52xx_PSC_IMR_DB 0x0400 #define MPC52xx_PSC_IMR_TXEMP 0x0800 #define MPC52xx_PSC_IMR_ORERR 0x1000 #define MPC52xx_PSC_IMR_IPC 0x8000 /* PSC input port change bits */ #define MPC52xx_PSC_CTS 0x01 #define MPC52xx_PSC_DCD 0x02 #define MPC52xx_PSC_D_CTS 0x10 #define MPC52xx_PSC_D_DCD 0x20 /* PSC acr bits */ #define MPC52xx_PSC_IEC_CTS 0x01 #define MPC52xx_PSC_IEC_DCD 0x02 /* PSC output port bits */ #define MPC52xx_PSC_OP_RTS 0x01 #define MPC52xx_PSC_OP_RES 0x02 /* PSC mode fields */ #define MPC52xx_PSC_MODE_5_BITS 0x00 #define MPC52xx_PSC_MODE_6_BITS 0x01 #define MPC52xx_PSC_MODE_7_BITS 0x02 #define MPC52xx_PSC_MODE_8_BITS 0x03 #define MPC52xx_PSC_MODE_BITS_MASK 0x03 #define MPC52xx_PSC_MODE_PAREVEN 0x00 #define MPC52xx_PSC_MODE_PARODD 0x04 #define MPC52xx_PSC_MODE_PARFORCE 0x08 #define MPC52xx_PSC_MODE_PARNONE 0x10 #define MPC52xx_PSC_MODE_ERR 0x20 #define MPC52xx_PSC_MODE_FFULL 0x40 #define MPC52xx_PSC_MODE_RXRTS 0x80 #define MPC52xx_PSC_MODE_ONE_STOP_5_BITS 0x00 #define MPC52xx_PSC_MODE_ONE_STOP 0x07 #define MPC52xx_PSC_MODE_TWO_STOP 0x0f #define MPC52xx_PSC_MODE_TXCTS 0x10 #define MPC52xx_PSC_RFNUM_MASK 0x01ff #define MPC52xx_PSC_SICR_DTS1 (1 << 29) #define MPC52xx_PSC_SICR_SHDR (1 << 28) #define MPC52xx_PSC_SICR_SIM_MASK (0xf << 24) #define MPC52xx_PSC_SICR_SIM_UART (0x0 << 24) #define MPC52xx_PSC_SICR_SIM_UART_DCD (0x8 << 24) #define MPC52xx_PSC_SICR_SIM_CODEC_8 (0x1 << 24) #define MPC52xx_PSC_SICR_SIM_CODEC_16 (0x2 << 24) #define MPC52xx_PSC_SICR_SIM_AC97 (0x3 << 24) #define MPC52xx_PSC_SICR_SIM_SIR (0x8 << 24) #define MPC52xx_PSC_SICR_SIM_SIR_DCD (0xc << 24) #define MPC52xx_PSC_SICR_SIM_MIR (0x5 << 24) #define MPC52xx_PSC_SICR_SIM_FIR (0x6 << 24) #define MPC52xx_PSC_SICR_SIM_CODEC_24 (0x7 << 24) #define MPC52xx_PSC_SICR_SIM_CODEC_32 (0xf << 24) #define MPC52xx_PSC_SICR_ACRB (0x8 << 24) #define MPC52xx_PSC_SICR_AWR (1 << 30) #define MPC52xx_PSC_SICR_GENCLK (1 << 23) #define MPC52xx_PSC_SICR_I2S (1 << 22) #define MPC52xx_PSC_SICR_CLKPOL (1 << 21) #define MPC52xx_PSC_SICR_SYNCPOL (1 << 20) #define MPC52xx_PSC_SICR_CELLSLAVE (1 << 19) #define MPC52xx_PSC_SICR_CELL2XCLK (1 << 18) #define MPC52xx_PSC_SICR_ESAI (1 << 17) #define MPC52xx_PSC_SICR_ENAC97 (1 << 16) #define MPC52xx_PSC_SICR_SPI (1 << 15) #define MPC52xx_PSC_SICR_MSTR (1 << 14) #define MPC52xx_PSC_SICR_CPOL (1 << 13) #define MPC52xx_PSC_SICR_CPHA (1 << 12) #define MPC52xx_PSC_SICR_USEEOF (1 << 11) #define MPC52xx_PSC_SICR_DISABLEEOF (1 << 10) /* Structure of the hardware registers */ struct mpc52xx_psc { union { u8 mode; /* PSC + 0x00 */ u8 mr2; }; u8 reserved0[3]; union { /* PSC + 0x04 */ u16 status; u16 clock_select; } sr_csr; #define mpc52xx_psc_status sr_csr.status #define mpc52xx_psc_clock_select sr_csr.clock_select u16 reserved1; u8 command; /* PSC + 0x08 */ u8 reserved2[3]; union { /* PSC + 0x0c */ u8 buffer_8; u16 buffer_16; u32 buffer_32; } buffer; #define mpc52xx_psc_buffer_8 buffer.buffer_8 #define mpc52xx_psc_buffer_16 buffer.buffer_16 #define mpc52xx_psc_buffer_32 buffer.buffer_32 union { /* PSC + 0x10 */ u8 ipcr; u8 acr; } ipcr_acr; #define mpc52xx_psc_ipcr ipcr_acr.ipcr #define mpc52xx_psc_acr ipcr_acr.acr u8 reserved3[3]; union { /* PSC + 0x14 */ u16 isr; u16 imr; } isr_imr; #define mpc52xx_psc_isr isr_imr.isr #define mpc52xx_psc_imr isr_imr.imr u16 reserved4; u8 ctur; /* PSC + 0x18 */ u8 reserved5[3]; u8 ctlr; /* PSC + 0x1c */ u8 reserved6[3]; /* BitClkDiv field of CCR is byte swapped in * the hardware for mpc5200/b compatibility */ u32 ccr; /* PSC + 0x20 */ u32 ac97_slots; /* PSC + 0x24 */ u32 ac97_cmd; /* PSC + 0x28 */ u32 ac97_data; /* PSC + 0x2c */ u8 ivr; /* PSC + 0x30 */ u8 reserved8[3]; u8 ip; /* PSC + 0x34 */ u8 reserved9[3]; u8 op1; /* PSC + 0x38 */ u8 reserved10[3]; u8 op0; /* PSC + 0x3c */ u8 reserved11[3]; u32 sicr; /* PSC + 0x40 */ u8 ircr1; /* PSC + 0x44 */ u8 reserved13[3]; u8 ircr2; /* PSC + 0x44 */ u8 reserved14[3]; u8 irsdr; /* PSC + 0x4c */ u8 reserved15[3]; u8 irmdr; /* PSC + 0x50 */ u8 reserved16[3]; u8 irfdr; /* PSC + 0x54 */ u8 reserved17[3]; }; struct mpc52xx_psc_fifo { u16 rfnum; /* PSC + 0x58 */ u16 reserved18; u16 tfnum; /* PSC + 0x5c */ u16 reserved19; u32 rfdata; /* PSC + 0x60 */ u16 rfstat; /* PSC + 0x64 */ u16 reserved20; u8 rfcntl; /* PSC + 0x68 */ u8 reserved21[5]; u16 rfalarm; /* PSC + 0x6e */ u16 reserved22; u16 rfrptr; /* PSC + 0x72 */ u16 reserved23; u16 rfwptr; /* PSC + 0x76 */ u16 reserved24; u16 rflrfptr; /* PSC + 0x7a */ u16 reserved25; u16 rflwfptr; /* PSC + 0x7e */ u32 tfdata; /* PSC + 0x80 */ u16 tfstat; /* PSC + 0x84 */ u16 reserved26; u8 tfcntl; /* PSC + 0x88 */ u8 reserved27[5]; u16 tfalarm; /* PSC + 0x8e */ u16 reserved28; u16 tfrptr; /* PSC + 0x92 */ u16 reserved29; u16 tfwptr; /* PSC + 0x96 */ u16 reserved30; u16 tflrfptr; /* PSC + 0x9a */ u16 reserved31; u16 tflwfptr; /* PSC + 0x9e */ }; #define MPC512x_PSC_FIFO_EOF 0x100 #define MPC512x_PSC_FIFO_RESET_SLICE 0x80 #define MPC512x_PSC_FIFO_ENABLE_SLICE 0x01 #define MPC512x_PSC_FIFO_ENABLE_DMA 0x04 #define MPC512x_PSC_FIFO_EMPTY 0x1 #define MPC512x_PSC_FIFO_FULL 0x2 #define MPC512x_PSC_FIFO_ALARM 0x4 #define MPC512x_PSC_FIFO_URERR 0x8 struct mpc512x_psc_fifo { u32 reserved1[10]; u32 txcmd; /* PSC + 0x80 */ u32 txalarm; /* PSC + 0x84 */ u32 txsr; /* PSC + 0x88 */ u32 txisr; /* PSC + 0x8c */ u32 tximr; /* PSC + 0x90 */ u32 txcnt; /* PSC + 0x94 */ u32 txptr; /* PSC + 0x98 */ u32 txsz; /* PSC + 0x9c */ u32 reserved2[7]; union { u8 txdata_8; u16 txdata_16; u32 txdata_32; } txdata; /* PSC + 0xbc */ #define txdata_8 txdata.txdata_8 #define txdata_16 txdata.txdata_16 #define txdata_32 txdata.txdata_32 u32 rxcmd; /* PSC + 0xc0 */ u32 rxalarm; /* PSC + 0xc4 */ u32 rxsr; /* PSC + 0xc8 */ u32 rxisr; /* PSC + 0xcc */ u32 rximr; /* PSC + 0xd0 */ u32 rxcnt; /* PSC + 0xd4 */ u32 rxptr; /* PSC + 0xd8 */ u32 rxsz; /* PSC + 0xdc */ u32 reserved3[7]; union { u8 rxdata_8; u16 rxdata_16; u32 rxdata_32; } rxdata; /* PSC + 0xfc */ #define rxdata_8 rxdata.rxdata_8 #define rxdata_16 rxdata.rxdata_16 #define rxdata_32 rxdata.rxdata_32 }; struct mpc5125_psc { u8 mr1; /* PSC + 0x00 */ u8 reserved0[3]; u8 mr2; /* PSC + 0x04 */ u8 reserved1[3]; struct { u16 status; /* PSC + 0x08 */ u8 reserved2[2]; u8 clock_select; /* PSC + 0x0c */ u8 reserved3[3]; } sr_csr; u8 command; /* PSC + 0x10 */ u8 reserved4[3]; union { /* PSC + 0x14 */ u8 buffer_8; u16 buffer_16; u32 buffer_32; } buffer; struct { u8 ipcr; /* PSC + 0x18 */ u8 reserved5[3]; u8 acr; /* PSC + 0x1c */ u8 reserved6[3]; } ipcr_acr; struct { u16 isr; /* PSC + 0x20 */ u8 reserved7[2]; u16 imr; /* PSC + 0x24 */ u8 reserved8[2]; } isr_imr; u8 ctur; /* PSC + 0x28 */ u8 reserved9[3]; u8 ctlr; /* PSC + 0x2c */ u8 reserved10[3]; u32 ccr; /* PSC + 0x30 */ u32 ac97slots; /* PSC + 0x34 */ u32 ac97cmd; /* PSC + 0x38 */ u32 ac97data; /* PSC + 0x3c */ u8 reserved11[4]; u8 ip; /* PSC + 0x44 */ u8 reserved12[3]; u8 op1; /* PSC + 0x48 */ u8 reserved13[3]; u8 op0; /* PSC + 0x4c */ u8 reserved14[3]; u32 sicr; /* PSC + 0x50 */ u8 reserved15[4]; /* make eq. sizeof(mpc52xx_psc) */ }; #endif /* __ASM_MPC52xx_PSC_H__ */