OXIESEC PANEL
- Current Dir:
/
/
usr
/
src
/
linux-headers-4.15.0-197
/
arch
/
mn10300
/
include
/
asm
Server IP: 139.59.38.164
Upload:
Create Dir:
Name
Size
Modified
Perms
📁
..
-
11/17/2022 06:42:16 AM
rwxr-xr-x
📄
Kbuild
314 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
asm-offsets.h
35 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
atomic.h
4.02 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
bitops.h
5.42 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
bug.h
864 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
bugs.h
561 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
busctl-regs.h
7.8 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
cache.h
2.06 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
cacheflush.h
7.6 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
checksum.h
2.09 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
cmpxchg.h
2.65 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
cpu-regs.h
16.61 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
current.h
922 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
debugger.h
1.2 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
delay.h
597 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
div64.h
3.21 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
dma-mapping.h
636 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
dma.h
3.09 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
dmactl-regs.h
532 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
elf.h
4.49 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
emergency-restart.h
43 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
exceptions.h
4.74 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
fpu.h
3.57 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
frame.inc
2.37 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
ftrace.h
12 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
futex.h
31 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
gdb-stub.h
5.42 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
hardirq.h
1.68 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
highmem.h
3.01 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
hw_irq.h
483 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
intctl-regs.h
2.26 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
io.h
7.67 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
irq.h
1.11 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
irq_regs.h
751 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
irqflags.h
4.05 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
kdebug.h
561 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
kgdb.h
1.7 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
kmap_types.h
160 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
kprobes.h
1.59 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
linkage.h
593 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
local.h
31 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
local64.h
33 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
mc146818rtc.h
26 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
mmu.h
434 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
mmu_context.h
4.44 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
module.h
677 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
nmi.h
500 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
page.h
3.63 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
page_offset.h
302 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
pci.h
2.17 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
percpu.h
32 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
pgalloc.h
1.49 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
pgtable.h
15.68 KB
11/01/2022 04:52:05 PM
rw-r--r--
📄
pio-regs.h
7.53 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
processor.h
4.12 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
ptrace.h
805 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
reset-regs.h
1.8 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
rtc-regs.h
3.57 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
rtc.h
692 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
rwlock.h
2.98 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
serial-regs.h
8.85 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
serial.h
1.02 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
setup.h
574 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
shmparam.h
182 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
signal.h
888 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
smp.h
3.06 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
smsc911x.h
27 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
spinlock.h
3.84 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
spinlock_types.h
445 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
string.h
1.03 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
switch_to.h
1.49 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
syscall.h
2.38 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
termios.h
387 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
thread_info.h
4.36 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
timer-regs.h
20.72 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
timex.h
843 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
tlb.h
941 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
tlbflush.h
3.45 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
topology.h
34 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
types.h
620 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
uaccess.h
7.78 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
ucontext.h
673 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
unaligned.h
678 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
unistd.h
1.34 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
user.h
1.91 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
vga.h
471 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
xor.h
29 bytes
01/28/2018 09:20:33 PM
rw-r--r--
Editing: rtc-regs.h
Close
/* MN10300 on-chip Real-Time Clock registers * * Copyright (C) 2007 Red Hat, Inc. All Rights Reserved. * Written by David Howells (dhowells@redhat.com) * * This program is free software; you can redistribute it and/or * modify it under the terms of the GNU General Public Licence * as published by the Free Software Foundation; either version * 2 of the Licence, or (at your option) any later version. */ #ifndef _ASM_RTC_REGS_H #define _ASM_RTC_REGS_H #include <asm/intctl-regs.h> #ifdef __KERNEL__ #define RTSCR __SYSREG(0xd8600000, u8) /* RTC seconds count reg */ #define RTSAR __SYSREG(0xd8600001, u8) /* RTC seconds alarm reg */ #define RTMCR __SYSREG(0xd8600002, u8) /* RTC minutes count reg */ #define RTMAR __SYSREG(0xd8600003, u8) /* RTC minutes alarm reg */ #define RTHCR __SYSREG(0xd8600004, u8) /* RTC hours count reg */ #define RTHAR __SYSREG(0xd8600005, u8) /* RTC hours alarm reg */ #define RTDWCR __SYSREG(0xd8600006, u8) /* RTC day of the week count reg */ #define RTDMCR __SYSREG(0xd8600007, u8) /* RTC days count reg */ #define RTMTCR __SYSREG(0xd8600008, u8) /* RTC months count reg */ #define RTYCR __SYSREG(0xd8600009, u8) /* RTC years count reg */ #define RTCRA __SYSREG(0xd860000a, u8)/* RTC control reg A */ #define RTCRA_RS 0x0f /* periodic timer interrupt cycle setting */ #define RTCRA_RS_NONE 0x00 /* - off */ #define RTCRA_RS_3_90625ms 0x01 /* - 3.90625ms (1/256s) */ #define RTCRA_RS_7_8125ms 0x02 /* - 7.8125ms (1/128s) */ #define RTCRA_RS_122_070us 0x03 /* - 122.070us (1/8192s) */ #define RTCRA_RS_244_141us 0x04 /* - 244.141us (1/4096s) */ #define RTCRA_RS_488_281us 0x05 /* - 488.281us (1/2048s) */ #define RTCRA_RS_976_5625us 0x06 /* - 976.5625us (1/1024s) */ #define RTCRA_RS_1_953125ms 0x07 /* - 1.953125ms (1/512s) */ #define RTCRA_RS_3_90624ms 0x08 /* - 3.90624ms (1/256s) */ #define RTCRA_RS_7_8125ms_b 0x09 /* - 7.8125ms (1/128s) */ #define RTCRA_RS_15_625ms 0x0a /* - 15.625ms (1/64s) */ #define RTCRA_RS_31_25ms 0x0b /* - 31.25ms (1/32s) */ #define RTCRA_RS_62_5ms 0x0c /* - 62.5ms (1/16s) */ #define RTCRA_RS_125ms 0x0d /* - 125ms (1/8s) */ #define RTCRA_RS_250ms 0x0e /* - 250ms (1/4s) */ #define RTCRA_RS_500ms 0x0f /* - 500ms (1/2s) */ #define RTCRA_DVR 0x40 /* divider reset */ #define RTCRA_UIP 0x80 /* clock update flag */ #define RTCRB __SYSREG(0xd860000b, u8) /* RTC control reg B */ #define RTCRB_DSE 0x01 /* daylight savings time enable */ #define RTCRB_TM 0x02 /* time format */ #define RTCRB_TM_12HR 0x00 /* - 12 hour format */ #define RTCRB_TM_24HR 0x02 /* - 24 hour format */ #define RTCRB_DM 0x04 /* numeric value format */ #define RTCRB_DM_BCD 0x00 /* - BCD */ #define RTCRB_DM_BINARY 0x04 /* - binary */ #define RTCRB_UIE 0x10 /* update interrupt disable */ #define RTCRB_AIE 0x20 /* alarm interrupt disable */ #define RTCRB_PIE 0x40 /* periodic interrupt disable */ #define RTCRB_SET 0x80 /* clock update enable */ #define RTSRC __SYSREG(0xd860000c, u8) /* RTC status reg C */ #define RTSRC_UF 0x10 /* update end interrupt flag */ #define RTSRC_AF 0x20 /* alarm interrupt flag */ #define RTSRC_PF 0x40 /* periodic interrupt flag */ #define RTSRC_IRQF 0x80 /* interrupt flag */ #define RTIRQ 32 #define RTICR GxICR(RTIRQ) /* * MC146818 RTC compatibility defs for the MN10300 on-chip RTC */ #define RTC_PORT(x) 0xd8600000 #define RTC_ALWAYS_BCD 1 /* RTC operates in binary mode */ #define CMOS_READ(addr) __SYSREG(0xd8600000 + (u32)(addr), u8) #define CMOS_WRITE(val, addr) \ do { __SYSREG(0xd8600000 + (u32)(addr), u8) = val; } while (0) #define RTC_IRQ RTIRQ #endif /* __KERNEL__ */ #endif /* _ASM_RTC_REGS_H */