OXIESEC PANEL
- Current Dir:
/
/
usr
/
src
/
linux-headers-4.15.0-197
/
arch
/
mn10300
/
include
/
asm
Server IP: 139.59.38.164
Upload:
Create Dir:
Name
Size
Modified
Perms
📁
..
-
11/17/2022 06:42:16 AM
rwxr-xr-x
📄
Kbuild
314 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
asm-offsets.h
35 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
atomic.h
4.02 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
bitops.h
5.42 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
bug.h
864 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
bugs.h
561 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
busctl-regs.h
7.8 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
cache.h
2.06 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
cacheflush.h
7.6 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
checksum.h
2.09 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
cmpxchg.h
2.65 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
cpu-regs.h
16.61 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
current.h
922 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
debugger.h
1.2 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
delay.h
597 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
div64.h
3.21 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
dma-mapping.h
636 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
dma.h
3.09 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
dmactl-regs.h
532 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
elf.h
4.49 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
emergency-restart.h
43 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
exceptions.h
4.74 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
fpu.h
3.57 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
frame.inc
2.37 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
ftrace.h
12 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
futex.h
31 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
gdb-stub.h
5.42 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
hardirq.h
1.68 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
highmem.h
3.01 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
hw_irq.h
483 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
intctl-regs.h
2.26 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
io.h
7.67 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
irq.h
1.11 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
irq_regs.h
751 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
irqflags.h
4.05 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
kdebug.h
561 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
kgdb.h
1.7 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
kmap_types.h
160 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
kprobes.h
1.59 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
linkage.h
593 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
local.h
31 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
local64.h
33 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
mc146818rtc.h
26 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
mmu.h
434 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
mmu_context.h
4.44 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
module.h
677 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
nmi.h
500 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
page.h
3.63 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
page_offset.h
302 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
pci.h
2.17 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
percpu.h
32 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
pgalloc.h
1.49 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
pgtable.h
15.68 KB
11/01/2022 04:52:05 PM
rw-r--r--
📄
pio-regs.h
7.53 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
processor.h
4.12 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
ptrace.h
805 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
reset-regs.h
1.8 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
rtc-regs.h
3.57 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
rtc.h
692 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
rwlock.h
2.98 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
serial-regs.h
8.85 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
serial.h
1.02 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
setup.h
574 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
shmparam.h
182 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
signal.h
888 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
smp.h
3.06 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
smsc911x.h
27 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
spinlock.h
3.84 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
spinlock_types.h
445 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
string.h
1.03 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
switch_to.h
1.49 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
syscall.h
2.38 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
termios.h
387 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
thread_info.h
4.36 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
timer-regs.h
20.72 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
timex.h
843 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
tlb.h
941 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
tlbflush.h
3.45 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
topology.h
34 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
types.h
620 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
uaccess.h
7.78 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
ucontext.h
673 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
unaligned.h
678 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
unistd.h
1.34 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
user.h
1.91 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
vga.h
471 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
xor.h
29 bytes
01/28/2018 09:20:33 PM
rw-r--r--
Editing: bitops.h
Close
/* MN10300 bit operations * * Copyright (C) 2007 Red Hat, Inc. All Rights Reserved. * Written by David Howells (dhowells@redhat.com) * * This program is free software; you can redistribute it and/or * modify it under the terms of the GNU General Public Licence * as published by the Free Software Foundation; either version * 2 of the Licence, or (at your option) any later version. * * These have to be done with inline assembly: that way the bit-setting * is guaranteed to be atomic. All bit operations return 0 if the bit * was cleared before the operation and != 0 if it was not. * * bit 0 is the LSB of addr; bit 32 is the LSB of (addr+1). */ #ifndef __ASM_BITOPS_H #define __ASM_BITOPS_H #include <asm/cpu-regs.h> #include <asm/barrier.h> /* * set bit */ #define __set_bit(nr, addr) \ ({ \ volatile unsigned char *_a = (unsigned char *)(addr); \ const unsigned shift = (nr) & 7; \ _a += (nr) >> 3; \ \ asm volatile("bset %2,(%1) # set_bit reg" \ : "=m"(*_a) \ : "a"(_a), "d"(1 << shift), "m"(*_a) \ : "memory", "cc"); \ }) #define set_bit(nr, addr) __set_bit((nr), (addr)) /* * clear bit */ #define ___clear_bit(nr, addr) \ ({ \ volatile unsigned char *_a = (unsigned char *)(addr); \ const unsigned shift = (nr) & 7; \ _a += (nr) >> 3; \ \ asm volatile("bclr %2,(%1) # clear_bit reg" \ : "=m"(*_a) \ : "a"(_a), "d"(1 << shift), "m"(*_a) \ : "memory", "cc"); \ }) #define clear_bit(nr, addr) ___clear_bit((nr), (addr)) static inline void __clear_bit(unsigned long nr, volatile void *addr) { unsigned int *a = (unsigned int *) addr; int mask; a += nr >> 5; mask = 1 << (nr & 0x1f); *a &= ~mask; } /* * test bit */ static inline int test_bit(unsigned long nr, const volatile void *addr) { return 1UL & (((const volatile unsigned int *) addr)[nr >> 5] >> (nr & 31)); } /* * change bit */ static inline void __change_bit(unsigned long nr, volatile void *addr) { int mask; unsigned int *a = (unsigned int *) addr; a += nr >> 5; mask = 1 << (nr & 0x1f); *a ^= mask; } extern void change_bit(unsigned long nr, volatile void *addr); /* * test and set bit */ #define __test_and_set_bit(nr,addr) \ ({ \ volatile unsigned char *_a = (unsigned char *)(addr); \ const unsigned shift = (nr) & 7; \ unsigned epsw; \ _a += (nr) >> 3; \ \ asm volatile("bset %3,(%2) # test_set_bit reg\n" \ "mov epsw,%1" \ : "=m"(*_a), "=d"(epsw) \ : "a"(_a), "d"(1 << shift), "m"(*_a) \ : "memory", "cc"); \ \ !(epsw & EPSW_FLAG_Z); \ }) #define test_and_set_bit(nr, addr) __test_and_set_bit((nr), (addr)) /* * test and clear bit */ #define __test_and_clear_bit(nr, addr) \ ({ \ volatile unsigned char *_a = (unsigned char *)(addr); \ const unsigned shift = (nr) & 7; \ unsigned epsw; \ _a += (nr) >> 3; \ \ asm volatile("bclr %3,(%2) # test_clear_bit reg\n" \ "mov epsw,%1" \ : "=m"(*_a), "=d"(epsw) \ : "a"(_a), "d"(1 << shift), "m"(*_a) \ : "memory", "cc"); \ \ !(epsw & EPSW_FLAG_Z); \ }) #define test_and_clear_bit(nr, addr) __test_and_clear_bit((nr), (addr)) /* * test and change bit */ static inline int __test_and_change_bit(unsigned long nr, volatile void *addr) { int mask, retval; unsigned int *a = (unsigned int *)addr; a += nr >> 5; mask = 1 << (nr & 0x1f); retval = (mask & *a) != 0; *a ^= mask; return retval; } extern int test_and_change_bit(unsigned long nr, volatile void *addr); #include <asm-generic/bitops/lock.h> #ifdef __KERNEL__ /** * __ffs - find first bit set * @x: the word to search * * - return 31..0 to indicate bit 31..0 most least significant bit set * - if no bits are set in x, the result is undefined */ static inline __attribute__((const)) unsigned long __ffs(unsigned long x) { int bit; asm("bsch %2,%0" : "=r"(bit) : "0"(0), "r"(x & -x) : "cc"); return bit; } /* * special slimline version of fls() for calculating ilog2_u32() * - note: no protection against n == 0 */ static inline __attribute__((const)) int __ilog2_u32(u32 n) { int bit; asm("bsch %2,%0" : "=r"(bit) : "0"(0), "r"(n) : "cc"); return bit; } /** * fls - find last bit set * @x: the word to search * * This is defined the same way as ffs: * - return 32..1 to indicate bit 31..0 most significant bit set * - return 0 to indicate no bits set */ static inline __attribute__((const)) int fls(int x) { return (x != 0) ? __ilog2_u32(x) + 1 : 0; } /** * __fls - find last (most-significant) set bit in a long word * @word: the word to search * * Undefined if no set bit exists, so code should check against 0 first. */ static inline unsigned long __fls(unsigned long word) { return __ilog2_u32(word); } /** * ffs - find first bit set * @x: the word to search * * - return 32..1 to indicate bit 31..0 most least significant bit set * - return 0 to indicate no bits set */ static inline __attribute__((const)) int ffs(int x) { /* Note: (x & -x) gives us a mask that is the least significant * (rightmost) 1-bit of the value in x. */ return fls(x & -x); } #include <asm-generic/bitops/ffz.h> #include <asm-generic/bitops/fls64.h> #include <asm-generic/bitops/find.h> #include <asm-generic/bitops/sched.h> #include <asm-generic/bitops/hweight.h> #include <asm-generic/bitops/ext2-atomic-setbit.h> #include <asm-generic/bitops/le.h> #endif /* __KERNEL__ */ #endif /* __ASM_BITOPS_H */