OXIESEC PANEL

Name	Size	Modified	Perms
📁 ..	-	11/17/2022 06:42:15 AM	rwxr-xr-x
📄 Kbuild	318 bytes	01/28/2018 09:20:33 PM	rw-r--r--
📄 addrspace.h	1.67 KB	01/28/2018 09:20:33 PM	rw-r--r--
📄 asm-offsets.h	35 bytes	01/28/2018 09:20:33 PM	rw-r--r--
📄 assembler.h	4.2 KB	01/28/2018 09:20:33 PM	rw-r--r--
📄 atomic.h	6.29 KB	01/28/2018 09:20:33 PM	rw-r--r--
📄 barrier.h	506 bytes	01/28/2018 09:20:33 PM	rw-r--r--
📄 bitops.h	6.23 KB	01/28/2018 09:20:33 PM	rw-r--r--
📄 bug.h	115 bytes	01/28/2018 09:20:33 PM	rw-r--r--
📄 bugs.h	410 bytes	01/28/2018 09:20:33 PM	rw-r--r--
📄 cache.h	222 bytes	01/28/2018 09:20:33 PM	rw-r--r--
📄 cachectl.h	739 bytes	01/28/2018 09:20:33 PM	rw-r--r--
📄 cacheflush.h	3.2 KB	01/28/2018 09:20:33 PM	rw-r--r--
📄 checksum.h	4.83 KB	01/28/2018 09:20:33 PM	rw-r--r--
📄 cmpxchg.h	4.86 KB	01/28/2018 09:20:33 PM	rw-r--r--
📄 dcache_clear.h	1.01 KB	01/28/2018 09:20:33 PM	rw-r--r--
📄 delay.h	31 bytes	01/28/2018 09:20:33 PM	rw-r--r--
📄 device.h	148 bytes	01/28/2018 09:20:33 PM	rw-r--r--
📄 div64.h	31 bytes	01/28/2018 09:20:33 PM	rw-r--r--
📄 dma-mapping.h	570 bytes	01/28/2018 09:20:33 PM	rw-r--r--
📄 dma.h	281 bytes	01/28/2018 09:20:33 PM	rw-r--r--
📄 elf.h	3.64 KB	01/28/2018 09:20:33 PM	rw-r--r--
📄 emergency-restart.h	188 bytes	01/28/2018 09:20:33 PM	rw-r--r--
📄 fb.h	414 bytes	01/28/2018 09:20:33 PM	rw-r--r--
📄 flat.h	4.2 KB	01/28/2018 09:20:33 PM	rw-r--r--
📄 ftrace.h	12 bytes	01/28/2018 09:20:33 PM	rw-r--r--
📄 futex.h	82 bytes	01/28/2018 09:20:33 PM	rw-r--r--
📄 hardirq.h	214 bytes	01/28/2018 09:20:33 PM	rw-r--r--
📄 hw_irq.h	87 bytes	01/28/2018 09:20:33 PM	rw-r--r--
📄 io.h	6.44 KB	01/28/2018 09:20:33 PM	rw-r--r--
📄 irq.h	2.94 KB	01/28/2018 09:20:33 PM	rw-r--r--
📄 irq_regs.h	34 bytes	01/28/2018 09:20:33 PM	rw-r--r--
📄 irqflags.h	2.24 KB	01/28/2018 09:20:33 PM	rw-r--r--
📄 kdebug.h	32 bytes	01/28/2018 09:20:33 PM	rw-r--r--
📄 kmap_types.h	251 bytes	01/28/2018 09:20:33 PM	rw-r--r--
📄 linkage.h	177 bytes	01/28/2018 09:20:33 PM	rw-r--r--
📄 local.h	7.8 KB	01/28/2018 09:20:33 PM	rw-r--r--
📄 local64.h	33 bytes	01/28/2018 09:20:33 PM	rw-r--r--
📄 m32102.h	14.71 KB	01/28/2018 09:20:33 PM	rw-r--r--
📁 m32104ut	-	11/17/2022 06:42:20 AM	rwxr-xr-x
📁 m32700ut	-	11/17/2022 06:42:20 AM	rwxr-xr-x
📄 m32r.h	5.7 KB	01/28/2018 09:20:33 PM	rw-r--r--
📄 m32r_mp_fpga.h	14.89 KB	01/28/2018 09:20:33 PM	rw-r--r--
📁 mappi2	-	11/17/2022 06:42:20 AM	rwxr-xr-x
📁 mappi3	-	11/17/2022 06:42:20 AM	rwxr-xr-x
📄 mc146818rtc.h	671 bytes	01/28/2018 09:20:33 PM	rw-r--r--
📄 mmu.h	403 bytes	01/28/2018 09:20:33 PM	rw-r--r--
📄 mmu_context.h	4.23 KB	01/28/2018 09:20:33 PM	rw-r--r--
📄 mmzone.h	1.29 KB	01/28/2018 09:20:33 PM	rw-r--r--
📁 opsput	-	11/17/2022 06:42:20 AM	rwxr-xr-x
📄 page.h	2.62 KB	01/28/2018 09:20:33 PM	rw-r--r--
📄 pci.h	147 bytes	01/28/2018 09:20:33 PM	rw-r--r--
📄 percpu.h	165 bytes	01/28/2018 09:20:33 PM	rw-r--r--
📄 pgalloc.h	1.84 KB	01/28/2018 09:20:33 PM	rw-r--r--
📄 pgtable-2level.h	2.31 KB	01/28/2018 09:20:33 PM	rw-r--r--
📄 pgtable.h	9.7 KB	01/28/2018 09:20:33 PM	rw-r--r--
📄 processor.h	2.93 KB	01/28/2018 09:20:33 PM	rw-r--r--
📄 ptrace.h	1.3 KB	01/28/2018 09:20:33 PM	rw-r--r--
📄 rtc.h	1.99 KB	01/28/2018 09:20:33 PM	rw-r--r--
📄 s1d13806.h	9.84 KB	01/28/2018 09:20:33 PM	rw-r--r--
📄 segment.h	228 bytes	01/28/2018 09:20:33 PM	rw-r--r--
📄 serial.h	187 bytes	01/28/2018 09:20:33 PM	rw-r--r--
📄 setup.h	1022 bytes	01/28/2018 09:20:33 PM	rw-r--r--
📄 shmparam.h	197 bytes	01/28/2018 09:20:33 PM	rw-r--r--
📄 signal.h	561 bytes	01/28/2018 09:20:33 PM	rw-r--r--
📄 smp.h	3.5 KB	01/28/2018 09:20:33 PM	rw-r--r--
📄 spinlock.h	7.15 KB	01/28/2018 09:20:33 PM	rw-r--r--
📄 spinlock_types.h	520 bytes	01/28/2018 09:20:33 PM	rw-r--r--
📄 string.h	378 bytes	01/28/2018 09:20:33 PM	rw-r--r--
📄 switch_to.h	1.48 KB	01/28/2018 09:20:33 PM	rw-r--r--
📄 syscall.h	252 bytes	01/28/2018 09:20:33 PM	rw-r--r--
📄 termios.h	1.74 KB	01/28/2018 09:20:33 PM	rw-r--r--
📄 thread_info.h	3.71 KB	01/28/2018 09:20:33 PM	rw-r--r--
📄 timex.h	581 bytes	01/28/2018 09:20:33 PM	rw-r--r--
📄 tlb.h	483 bytes	01/28/2018 09:20:33 PM	rw-r--r--
📄 tlbflush.h	2.94 KB	01/28/2018 09:20:33 PM	rw-r--r--
📄 topology.h	167 bytes	01/28/2018 09:20:33 PM	rw-r--r--
📄 types.h	258 bytes	01/28/2018 09:20:33 PM	rw-r--r--
📄 uaccess.h	15.3 KB	01/28/2018 09:20:33 PM	rw-r--r--
📄 ucontext.h	321 bytes	01/28/2018 09:20:33 PM	rw-r--r--
📄 unaligned.h	592 bytes	01/28/2018 09:20:33 PM	rw-r--r--
📄 unistd.h	1.23 KB	01/28/2018 09:20:33 PM	rw-r--r--
📄 user.h	2.1 KB	01/28/2018 09:20:33 PM	rw-r--r--
📄 vga.h	436 bytes	01/28/2018 09:20:33 PM	rw-r--r--
📄 xor.h	148 bytes	01/28/2018 09:20:33 PM	rw-r--r--

Editing: spinlock.h

/* SPDX-License-Identifier: GPL-2.0 */
#ifndef _ASM_M32R_SPINLOCK_H
#define _ASM_M32R_SPINLOCK_H

/*
 *  linux/include/asm-m32r/spinlock.h
 *
 *  M32R version:
 *    Copyright (C) 2001, 2002  Hitoshi Yamamoto
 *    Copyright (C) 2004  Hirokazu Takata <takata at linux-m32r.org>
 */

#include <linux/compiler.h>
#include <linux/atomic.h>
#include <asm/dcache_clear.h>
#include <asm/page.h>
#include <asm/barrier.h>
#include <asm/processor.h>

/*
 * Your basic SMP spinlocks, allowing only a single CPU anywhere
 *
 * (the type definitions are in asm/spinlock_types.h)
 *
 * Simple spin lock operations.  There are two variants, one clears IRQ's
 * on the local processor, one does not.
 *
 * We make no fairness assumptions. They have a cost.
 */

#define arch_spin_is_locked(x)		(*(volatile int *)(&(x)->slock) <= 0)

/**
 * arch_spin_trylock - Try spin lock and return a result
 * @lock: Pointer to the lock variable
 *
 * arch_spin_trylock() tries to get the lock and returns a result.
 * On the m32r, the result value is 1 (= Success) or 0 (= Failure).
 */
static inline int arch_spin_trylock(arch_spinlock_t *lock)
{
	int oldval;
	unsigned long tmp1, tmp2;

/*
	 * lock->slock :  =1 : unlock
	 *             : <=0 : lock
	 * {
	 *   oldval = lock->slock; <--+ need atomic operation
	 *   lock->slock = 0;      <--+
	 * }
	 */
	__asm__ __volatile__ (
		"# arch_spin_trylock		\n\t"
		"ldi	%1, #0;			\n\t"
		"mvfc	%2, psw;		\n\t"
		"clrpsw	#0x40 -> nop;		\n\t"
		DCACHE_CLEAR("%0", "r6", "%3")
		"lock	%0, @%3;		\n\t"
		"unlock	%1, @%3;		\n\t"
		"mvtc	%2, psw;		\n\t"
		: "=&r" (oldval), "=&r" (tmp1), "=&r" (tmp2)
		: "r" (&lock->slock)
		: "memory"
#ifdef CONFIG_CHIP_M32700_TS1
		, "r6"
#endif	/* CONFIG_CHIP_M32700_TS1 */
	);

return (oldval > 0);
}

static inline void arch_spin_lock(arch_spinlock_t *lock)
{
	unsigned long tmp0, tmp1;

/*
	 * lock->slock :  =1 : unlock
	 *             : <=0 : lock
	 *
	 * for ( ; ; ) {
	 *   lock->slock -= 1;  <-- need atomic operation
	 *   if (lock->slock == 0) break;
	 *   for ( ; lock->slock <= 0 ; );
	 * }
	 */
	__asm__ __volatile__ (
		"# arch_spin_lock		\n\t"
		".fillinsn			\n"
		"1:				\n\t"
		"mvfc	%1, psw;		\n\t"
		"clrpsw	#0x40 -> nop;		\n\t"
		DCACHE_CLEAR("%0", "r6", "%2")
		"lock	%0, @%2;		\n\t"
		"addi	%0, #-1;		\n\t"
		"unlock	%0, @%2;		\n\t"
		"mvtc	%1, psw;		\n\t"
		"bltz	%0, 2f;			\n\t"
		LOCK_SECTION_START(".balign 4 \n\t")
		".fillinsn			\n"
		"2:				\n\t"
		"ld	%0, @%2;		\n\t"
		"bgtz	%0, 1b;			\n\t"
		"bra	2b;			\n\t"
		LOCK_SECTION_END
		: "=&r" (tmp0), "=&r" (tmp1)
		: "r" (&lock->slock)
		: "memory"
#ifdef CONFIG_CHIP_M32700_TS1
		, "r6"
#endif	/* CONFIG_CHIP_M32700_TS1 */
	);
}

static inline void arch_spin_unlock(arch_spinlock_t *lock)
{
	mb();
	lock->slock = 1;
}

/*
 * Read-write spinlocks, allowing multiple readers
 * but only one writer.
 *
 * NOTE! it is quite common to have readers in interrupts
 * but no interrupt writers. For those circumstances we
 * can "mix" irq-safe locks - any writer needs to get a
 * irq-safe write-lock, but readers can get non-irqsafe
 * read-locks.
 *
 * On x86, we implement read-write locks as a 32-bit counter
 * with the high bit (sign) being the "contended" bit.
 *
 * The inline assembly is non-obvious. Think about it.
 *
 * Changed to use the same technique as rw semaphores.  See
 * semaphore.h for details.  -ben
 */

static inline void arch_read_lock(arch_rwlock_t *rw)
{
	unsigned long tmp0, tmp1;

/*
	 * rw->lock :  >0 : unlock
	 *          : <=0 : lock
	 *
	 * for ( ; ; ) {
	 *   rw->lock -= 1;  <-- need atomic operation
	 *   if (rw->lock >= 0) break;
	 *   rw->lock += 1;  <-- need atomic operation
	 *   for ( ; rw->lock <= 0 ; );
	 * }
	 */
	__asm__ __volatile__ (
		"# read_lock			\n\t"
		".fillinsn			\n"
		"1:				\n\t"
		"mvfc	%1, psw;		\n\t"
		"clrpsw	#0x40 -> nop;		\n\t"
		DCACHE_CLEAR("%0", "r6", "%2")
		"lock	%0, @%2;		\n\t"
		"addi	%0, #-1;		\n\t"
		"unlock	%0, @%2;		\n\t"
		"mvtc	%1, psw;		\n\t"
		"bltz	%0, 2f;			\n\t"
		LOCK_SECTION_START(".balign 4 \n\t")
		".fillinsn			\n"
		"2:				\n\t"
		"clrpsw	#0x40 -> nop;		\n\t"
		DCACHE_CLEAR("%0", "r6", "%2")
		"lock	%0, @%2;		\n\t"
		"addi	%0, #1;			\n\t"
		"unlock	%0, @%2;		\n\t"
		"mvtc	%1, psw;		\n\t"
		".fillinsn			\n"
		"3:				\n\t"
		"ld	%0, @%2;		\n\t"
		"bgtz	%0, 1b;			\n\t"
		"bra	3b;			\n\t"
		LOCK_SECTION_END
		: "=&r" (tmp0), "=&r" (tmp1)
		: "r" (&rw->lock)
		: "memory"
#ifdef CONFIG_CHIP_M32700_TS1
		, "r6"
#endif	/* CONFIG_CHIP_M32700_TS1 */
	);
}

static inline void arch_write_lock(arch_rwlock_t *rw)
{
	unsigned long tmp0, tmp1, tmp2;

/*
	 * rw->lock :  =RW_LOCK_BIAS_STR : unlock
	 *          : !=RW_LOCK_BIAS_STR : lock
	 *
	 * for ( ; ; ) {
	 *   rw->lock -= RW_LOCK_BIAS_STR;  <-- need atomic operation
	 *   if (rw->lock == 0) break;
	 *   rw->lock += RW_LOCK_BIAS_STR;  <-- need atomic operation
	 *   for ( ; rw->lock != RW_LOCK_BIAS_STR ; ) ;
	 * }
	 */
	__asm__ __volatile__ (
		"# write_lock					\n\t"
		"seth	%1, #high(" RW_LOCK_BIAS_STR ");	\n\t"
		"or3	%1, %1, #low(" RW_LOCK_BIAS_STR ");	\n\t"
		".fillinsn					\n"
		"1:						\n\t"
		"mvfc	%2, psw;				\n\t"
		"clrpsw	#0x40 -> nop;				\n\t"
		DCACHE_CLEAR("%0", "r7", "%3")
		"lock	%0, @%3;				\n\t"
		"sub	%0, %1;					\n\t"
		"unlock	%0, @%3;				\n\t"
		"mvtc	%2, psw;				\n\t"
		"bnez	%0, 2f;					\n\t"
		LOCK_SECTION_START(".balign 4 \n\t")
		".fillinsn					\n"
		"2:						\n\t"
		"clrpsw	#0x40 -> nop;				\n\t"
		DCACHE_CLEAR("%0", "r7", "%3")
		"lock	%0, @%3;				\n\t"
		"add	%0, %1;					\n\t"
		"unlock	%0, @%3;				\n\t"
		"mvtc	%2, psw;				\n\t"
		".fillinsn					\n"
		"3:						\n\t"
		"ld	%0, @%3;				\n\t"
		"beq	%0, %1, 1b;				\n\t"
		"bra	3b;					\n\t"
		LOCK_SECTION_END
		: "=&r" (tmp0), "=&r" (tmp1), "=&r" (tmp2)
		: "r" (&rw->lock)
		: "memory"
#ifdef CONFIG_CHIP_M32700_TS1
		, "r7"
#endif	/* CONFIG_CHIP_M32700_TS1 */
	);
}

static inline void arch_read_unlock(arch_rwlock_t *rw)
{
	unsigned long tmp0, tmp1;

__asm__ __volatile__ (
		"# read_unlock			\n\t"
		"mvfc	%1, psw;		\n\t"
		"clrpsw	#0x40 -> nop;		\n\t"
		DCACHE_CLEAR("%0", "r6", "%2")
		"lock	%0, @%2;		\n\t"
		"addi	%0, #1;			\n\t"
		"unlock	%0, @%2;		\n\t"
		"mvtc	%1, psw;		\n\t"
		: "=&r" (tmp0), "=&r" (tmp1)
		: "r" (&rw->lock)
		: "memory"
#ifdef CONFIG_CHIP_M32700_TS1
		, "r6"
#endif	/* CONFIG_CHIP_M32700_TS1 */
	);
}

static inline void arch_write_unlock(arch_rwlock_t *rw)
{
	unsigned long tmp0, tmp1, tmp2;

__asm__ __volatile__ (
		"# write_unlock					\n\t"
		"seth	%1, #high(" RW_LOCK_BIAS_STR ");	\n\t"
		"or3	%1, %1, #low(" RW_LOCK_BIAS_STR ");	\n\t"
		"mvfc	%2, psw;				\n\t"
		"clrpsw	#0x40 -> nop;				\n\t"
		DCACHE_CLEAR("%0", "r7", "%3")
		"lock	%0, @%3;				\n\t"
		"add	%0, %1;					\n\t"
		"unlock	%0, @%3;				\n\t"
		"mvtc	%2, psw;				\n\t"
		: "=&r" (tmp0), "=&r" (tmp1), "=&r" (tmp2)
		: "r" (&rw->lock)
		: "memory"
#ifdef CONFIG_CHIP_M32700_TS1
		, "r7"
#endif	/* CONFIG_CHIP_M32700_TS1 */
	);
}

static inline int arch_read_trylock(arch_rwlock_t *lock)
{
	atomic_t *count = (atomic_t*)lock;
	if (atomic_dec_return(count) >= 0)
		return 1;
	atomic_inc(count);
	return 0;
}

static inline int arch_write_trylock(arch_rwlock_t *lock)
{
	atomic_t *count = (atomic_t *)lock;
	if (atomic_sub_and_test(RW_LOCK_BIAS, count))
		return 1;
	atomic_add(RW_LOCK_BIAS, count);
	return 0;
}

#endif	/* _ASM_M32R_SPINLOCK_H */