OXIESEC PANEL
- Current Dir:
/
/
usr
/
src
/
linux-headers-4.15.0-197
/
arch
/
m32r
/
include
/
asm
Server IP: 139.59.38.164
Upload:
Create Dir:
Name
Size
Modified
Perms
📁
..
-
11/17/2022 06:42:15 AM
rwxr-xr-x
📄
Kbuild
318 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
addrspace.h
1.67 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
asm-offsets.h
35 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
assembler.h
4.2 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
atomic.h
6.29 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
barrier.h
506 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
bitops.h
6.23 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
bug.h
115 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
bugs.h
410 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
cache.h
222 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
cachectl.h
739 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
cacheflush.h
3.2 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
checksum.h
4.83 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
cmpxchg.h
4.86 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
dcache_clear.h
1.01 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
delay.h
31 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
device.h
148 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
div64.h
31 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
dma-mapping.h
570 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
dma.h
281 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
elf.h
3.64 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
emergency-restart.h
188 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
fb.h
414 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
flat.h
4.2 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
ftrace.h
12 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
futex.h
82 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
hardirq.h
214 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
hw_irq.h
87 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
io.h
6.44 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
irq.h
2.94 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
irq_regs.h
34 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
irqflags.h
2.24 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
kdebug.h
32 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
kmap_types.h
251 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
linkage.h
177 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
local.h
7.8 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
local64.h
33 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
m32102.h
14.71 KB
01/28/2018 09:20:33 PM
rw-r--r--
📁
m32104ut
-
11/17/2022 06:42:20 AM
rwxr-xr-x
📁
m32700ut
-
11/17/2022 06:42:20 AM
rwxr-xr-x
📄
m32r.h
5.7 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
m32r_mp_fpga.h
14.89 KB
01/28/2018 09:20:33 PM
rw-r--r--
📁
mappi2
-
11/17/2022 06:42:20 AM
rwxr-xr-x
📁
mappi3
-
11/17/2022 06:42:20 AM
rwxr-xr-x
📄
mc146818rtc.h
671 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
mmu.h
403 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
mmu_context.h
4.23 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
mmzone.h
1.29 KB
01/28/2018 09:20:33 PM
rw-r--r--
📁
opsput
-
11/17/2022 06:42:20 AM
rwxr-xr-x
📄
page.h
2.62 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
pci.h
147 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
percpu.h
165 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
pgalloc.h
1.84 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
pgtable-2level.h
2.31 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
pgtable.h
9.7 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
processor.h
2.93 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
ptrace.h
1.3 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
rtc.h
1.99 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
s1d13806.h
9.84 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
segment.h
228 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
serial.h
187 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
setup.h
1022 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
shmparam.h
197 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
signal.h
561 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
smp.h
3.5 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
spinlock.h
7.15 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
spinlock_types.h
520 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
string.h
378 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
switch_to.h
1.48 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
syscall.h
252 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
termios.h
1.74 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
thread_info.h
3.71 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
timex.h
581 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
tlb.h
483 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
tlbflush.h
2.94 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
topology.h
167 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
types.h
258 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
uaccess.h
15.3 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
ucontext.h
321 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
unaligned.h
592 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
unistd.h
1.23 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
user.h
2.1 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
vga.h
436 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
xor.h
148 bytes
01/28/2018 09:20:33 PM
rw-r--r--
Editing: mmu_context.h
Close
/* SPDX-License-Identifier: GPL-2.0 */ #ifndef _ASM_M32R_MMU_CONTEXT_H #define _ASM_M32R_MMU_CONTEXT_H #ifdef __KERNEL__ #include <asm/m32r.h> #define MMU_CONTEXT_ASID_MASK (0x000000FF) #define MMU_CONTEXT_VERSION_MASK (0xFFFFFF00) #define MMU_CONTEXT_FIRST_VERSION (0x00000100) #define NO_CONTEXT (0x00000000) #ifndef __ASSEMBLY__ #include <linux/atomic.h> #include <linux/mm_types.h> #include <asm/pgalloc.h> #include <asm/mmu.h> #include <asm/tlbflush.h> #include <asm-generic/mm_hooks.h> /* * Cache of MMU context last used. */ #ifndef CONFIG_SMP extern unsigned long mmu_context_cache_dat; #define mmu_context_cache mmu_context_cache_dat #define mm_context(mm) mm->context #else /* not CONFIG_SMP */ extern unsigned long mmu_context_cache_dat[]; #define mmu_context_cache mmu_context_cache_dat[smp_processor_id()] #define mm_context(mm) mm->context[smp_processor_id()] #endif /* not CONFIG_SMP */ #define set_tlb_tag(entry, tag) (*entry = (tag & PAGE_MASK)|get_asid()) #define set_tlb_data(entry, data) (*entry = (data | _PAGE_PRESENT)) #ifdef CONFIG_MMU #define enter_lazy_tlb(mm, tsk) do { } while (0) static inline void get_new_mmu_context(struct mm_struct *mm) { unsigned long mc = ++mmu_context_cache; if (!(mc & MMU_CONTEXT_ASID_MASK)) { /* We exhaust ASID of this version. Flush all TLB and start new cycle. */ local_flush_tlb_all(); /* Fix version if needed. Note that we avoid version #0 to distinguish NO_CONTEXT. */ if (!mc) mmu_context_cache = mc = MMU_CONTEXT_FIRST_VERSION; } mm_context(mm) = mc; } /* * Get MMU context if needed. */ static inline void get_mmu_context(struct mm_struct *mm) { if (mm) { unsigned long mc = mmu_context_cache; /* Check if we have old version of context. If it's old, we need to get new context with new version. */ if ((mm_context(mm) ^ mc) & MMU_CONTEXT_VERSION_MASK) get_new_mmu_context(mm); } } /* * Initialize the context related info for a new mm_struct * instance. */ static inline int init_new_context(struct task_struct *tsk, struct mm_struct *mm) { #ifndef CONFIG_SMP mm->context = NO_CONTEXT; #else /* CONFIG_SMP */ int num_cpus = num_online_cpus(); int i; for (i = 0 ; i < num_cpus ; i++) mm->context[i] = NO_CONTEXT; #endif /* CONFIG_SMP */ return 0; } /* * Destroy context related info for an mm_struct that is about * to be put to rest. */ #define destroy_context(mm) do { } while (0) static inline void set_asid(unsigned long asid) { *(volatile unsigned long *)MASID = (asid & MMU_CONTEXT_ASID_MASK); } static inline unsigned long get_asid(void) { unsigned long asid; asid = *(volatile long *)MASID; asid &= MMU_CONTEXT_ASID_MASK; return asid; } /* * After we have set current->mm to a new value, this activates * the context for the new mm so we see the new mappings. */ static inline void activate_context(struct mm_struct *mm) { get_mmu_context(mm); set_asid(mm_context(mm) & MMU_CONTEXT_ASID_MASK); } static inline void switch_mm(struct mm_struct *prev, struct mm_struct *next, struct task_struct *tsk) { #ifdef CONFIG_SMP int cpu = smp_processor_id(); #endif /* CONFIG_SMP */ if (prev != next) { #ifdef CONFIG_SMP cpumask_set_cpu(cpu, mm_cpumask(next)); #endif /* CONFIG_SMP */ /* Set MPTB = next->pgd */ *(volatile unsigned long *)MPTB = (unsigned long)next->pgd; activate_context(next); } #ifdef CONFIG_SMP else if (!cpumask_test_and_set_cpu(cpu, mm_cpumask(next))) activate_context(next); #endif /* CONFIG_SMP */ } #define deactivate_mm(tsk, mm) do { } while (0) #define activate_mm(prev, next) \ switch_mm((prev), (next), NULL) #else /* not CONFIG_MMU */ #define get_mmu_context(mm) do { } while (0) #define init_new_context(tsk,mm) (0) #define destroy_context(mm) do { } while (0) #define set_asid(asid) do { } while (0) #define get_asid() (0) #define activate_context(mm) do { } while (0) #define switch_mm(prev,next,tsk) do { } while (0) #define deactivate_mm(mm,tsk) do { } while (0) #define activate_mm(prev,next) do { } while (0) #define enter_lazy_tlb(mm,tsk) do { } while (0) #endif /* not CONFIG_MMU */ #endif /* not __ASSEMBLY__ */ #endif /* __KERNEL__ */ #endif /* _ASM_M32R_MMU_CONTEXT_H */