OXIESEC PANEL
- Current Dir:
/
/
usr
/
src
/
linux-headers-4.15.0-197
/
arch
/
m32r
/
include
/
asm
Server IP: 139.59.38.164
Upload:
Create Dir:
Name
Size
Modified
Perms
📁
..
-
11/17/2022 06:42:15 AM
rwxr-xr-x
📄
Kbuild
318 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
addrspace.h
1.67 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
asm-offsets.h
35 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
assembler.h
4.2 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
atomic.h
6.29 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
barrier.h
506 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
bitops.h
6.23 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
bug.h
115 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
bugs.h
410 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
cache.h
222 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
cachectl.h
739 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
cacheflush.h
3.2 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
checksum.h
4.83 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
cmpxchg.h
4.86 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
dcache_clear.h
1.01 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
delay.h
31 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
device.h
148 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
div64.h
31 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
dma-mapping.h
570 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
dma.h
281 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
elf.h
3.64 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
emergency-restart.h
188 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
fb.h
414 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
flat.h
4.2 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
ftrace.h
12 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
futex.h
82 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
hardirq.h
214 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
hw_irq.h
87 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
io.h
6.44 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
irq.h
2.94 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
irq_regs.h
34 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
irqflags.h
2.24 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
kdebug.h
32 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
kmap_types.h
251 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
linkage.h
177 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
local.h
7.8 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
local64.h
33 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
m32102.h
14.71 KB
01/28/2018 09:20:33 PM
rw-r--r--
📁
m32104ut
-
11/17/2022 06:42:20 AM
rwxr-xr-x
📁
m32700ut
-
11/17/2022 06:42:20 AM
rwxr-xr-x
📄
m32r.h
5.7 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
m32r_mp_fpga.h
14.89 KB
01/28/2018 09:20:33 PM
rw-r--r--
📁
mappi2
-
11/17/2022 06:42:20 AM
rwxr-xr-x
📁
mappi3
-
11/17/2022 06:42:20 AM
rwxr-xr-x
📄
mc146818rtc.h
671 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
mmu.h
403 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
mmu_context.h
4.23 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
mmzone.h
1.29 KB
01/28/2018 09:20:33 PM
rw-r--r--
📁
opsput
-
11/17/2022 06:42:20 AM
rwxr-xr-x
📄
page.h
2.62 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
pci.h
147 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
percpu.h
165 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
pgalloc.h
1.84 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
pgtable-2level.h
2.31 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
pgtable.h
9.7 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
processor.h
2.93 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
ptrace.h
1.3 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
rtc.h
1.99 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
s1d13806.h
9.84 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
segment.h
228 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
serial.h
187 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
setup.h
1022 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
shmparam.h
197 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
signal.h
561 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
smp.h
3.5 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
spinlock.h
7.15 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
spinlock_types.h
520 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
string.h
378 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
switch_to.h
1.48 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
syscall.h
252 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
termios.h
1.74 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
thread_info.h
3.71 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
timex.h
581 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
tlb.h
483 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
tlbflush.h
2.94 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
topology.h
167 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
types.h
258 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
uaccess.h
15.3 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
ucontext.h
321 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
unaligned.h
592 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
unistd.h
1.23 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
user.h
2.1 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
vga.h
436 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
xor.h
148 bytes
01/28/2018 09:20:33 PM
rw-r--r--
Editing: cmpxchg.h
Close
/* SPDX-License-Identifier: GPL-2.0 */ #ifndef _ASM_M32R_CMPXCHG_H #define _ASM_M32R_CMPXCHG_H /* * M32R version: * Copyright (C) 2001, 2002 Hitoshi Yamamoto * Copyright (C) 2004 Hirokazu Takata <takata at linux-m32r.org> */ #include <linux/irqflags.h> #include <asm/assembler.h> #include <asm/dcache_clear.h> extern void __xchg_called_with_bad_pointer(void); static __always_inline unsigned long __xchg(unsigned long x, volatile void *ptr, int size) { unsigned long flags; unsigned long tmp = 0; local_irq_save(flags); switch (size) { #ifndef CONFIG_SMP case 1: __asm__ __volatile__ ( "ldb %0, @%2 \n\t" "stb %1, @%2 \n\t" : "=&r" (tmp) : "r" (x), "r" (ptr) : "memory"); break; case 2: __asm__ __volatile__ ( "ldh %0, @%2 \n\t" "sth %1, @%2 \n\t" : "=&r" (tmp) : "r" (x), "r" (ptr) : "memory"); break; case 4: __asm__ __volatile__ ( "ld %0, @%2 \n\t" "st %1, @%2 \n\t" : "=&r" (tmp) : "r" (x), "r" (ptr) : "memory"); break; #else /* CONFIG_SMP */ case 4: __asm__ __volatile__ ( DCACHE_CLEAR("%0", "r4", "%2") "lock %0, @%2; \n\t" "unlock %1, @%2; \n\t" : "=&r" (tmp) : "r" (x), "r" (ptr) : "memory" #ifdef CONFIG_CHIP_M32700_TS1 , "r4" #endif /* CONFIG_CHIP_M32700_TS1 */ ); break; #endif /* CONFIG_SMP */ default: __xchg_called_with_bad_pointer(); } local_irq_restore(flags); return (tmp); } #define xchg(ptr, x) ({ \ ((__typeof__(*(ptr)))__xchg((unsigned long)(x), (ptr), \ sizeof(*(ptr)))); \ }) static __always_inline unsigned long __xchg_local(unsigned long x, volatile void *ptr, int size) { unsigned long flags; unsigned long tmp = 0; local_irq_save(flags); switch (size) { case 1: __asm__ __volatile__ ( "ldb %0, @%2 \n\t" "stb %1, @%2 \n\t" : "=&r" (tmp) : "r" (x), "r" (ptr) : "memory"); break; case 2: __asm__ __volatile__ ( "ldh %0, @%2 \n\t" "sth %1, @%2 \n\t" : "=&r" (tmp) : "r" (x), "r" (ptr) : "memory"); break; case 4: __asm__ __volatile__ ( "ld %0, @%2 \n\t" "st %1, @%2 \n\t" : "=&r" (tmp) : "r" (x), "r" (ptr) : "memory"); break; default: __xchg_called_with_bad_pointer(); } local_irq_restore(flags); return (tmp); } #define xchg_local(ptr, x) \ ((__typeof__(*(ptr)))__xchg_local((unsigned long)(x), (ptr), \ sizeof(*(ptr)))) static inline unsigned long __cmpxchg_u32(volatile unsigned int *p, unsigned int old, unsigned int new) { unsigned long flags; unsigned int retval; local_irq_save(flags); __asm__ __volatile__ ( DCACHE_CLEAR("%0", "r4", "%1") M32R_LOCK" %0, @%1; \n" " bne %0, %2, 1f; \n" M32R_UNLOCK" %3, @%1; \n" " bra 2f; \n" " .fillinsn \n" "1:" M32R_UNLOCK" %0, @%1; \n" " .fillinsn \n" "2:" : "=&r" (retval) : "r" (p), "r" (old), "r" (new) : "cbit", "memory" #ifdef CONFIG_CHIP_M32700_TS1 , "r4" #endif /* CONFIG_CHIP_M32700_TS1 */ ); local_irq_restore(flags); return retval; } static inline unsigned long __cmpxchg_local_u32(volatile unsigned int *p, unsigned int old, unsigned int new) { unsigned long flags; unsigned int retval; local_irq_save(flags); __asm__ __volatile__ ( DCACHE_CLEAR("%0", "r4", "%1") "ld %0, @%1; \n" " bne %0, %2, 1f; \n" "st %3, @%1; \n" " bra 2f; \n" " .fillinsn \n" "1:" "st %0, @%1; \n" " .fillinsn \n" "2:" : "=&r" (retval) : "r" (p), "r" (old), "r" (new) : "cbit", "memory" #ifdef CONFIG_CHIP_M32700_TS1 , "r4" #endif /* CONFIG_CHIP_M32700_TS1 */ ); local_irq_restore(flags); return retval; } /* This function doesn't exist, so you'll get a linker error if something tries to do an invalid cmpxchg(). */ extern void __cmpxchg_called_with_bad_pointer(void); static inline unsigned long __cmpxchg(volatile void *ptr, unsigned long old, unsigned long new, int size) { switch (size) { case 4: return __cmpxchg_u32(ptr, old, new); #if 0 /* we don't have __cmpxchg_u64 */ case 8: return __cmpxchg_u64(ptr, old, new); #endif /* 0 */ } __cmpxchg_called_with_bad_pointer(); return old; } #define cmpxchg(ptr, o, n) ({ \ ((__typeof__(*(ptr))) \ __cmpxchg((ptr), (unsigned long)(o), \ (unsigned long)(n), \ sizeof(*(ptr)))); \ }) #include <asm-generic/cmpxchg-local.h> static inline unsigned long __cmpxchg_local(volatile void *ptr, unsigned long old, unsigned long new, int size) { switch (size) { case 4: return __cmpxchg_local_u32(ptr, old, new); default: return __cmpxchg_local_generic(ptr, old, new, size); } return old; } /* * cmpxchg_local and cmpxchg64_local are atomic wrt current CPU. Always make * them available. */ #define cmpxchg_local(ptr, o, n) \ ((__typeof__(*(ptr)))__cmpxchg_local((ptr), (unsigned long)(o), \ (unsigned long)(n), sizeof(*(ptr)))) #define cmpxchg64_local(ptr, o, n) __cmpxchg64_local_generic((ptr), (o), (n)) #endif /* _ASM_M32R_CMPXCHG_H */