OXIESEC PANEL
- Current Dir:
/
/
usr
/
src
/
linux-headers-4.15.0-197
/
arch
/
arm
/
include
/
asm
Server IP: 139.59.38.164
Upload:
Create Dir:
Name
Size
Modified
Perms
📁
..
-
11/17/2022 06:42:15 AM
rwxr-xr-x
📄
Kbuild
568 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
arch_gicv3.h
9.05 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
arch_timer.h
2.48 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
arm-cci.h
1.05 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
asm-offsets.h
35 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
assembler.h
10.46 KB
11/01/2022 04:52:05 PM
rw-r--r--
📄
atomic.h
13.22 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
auxvec.h
29 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
bL_switcher.h
2.28 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
barrier.h
2.84 KB
11/01/2022 04:52:05 PM
rw-r--r--
📄
bitops.h
8.62 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
bitrev.h
451 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
bug.h
2.46 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
bugs.h
546 bytes
11/01/2022 04:52:05 PM
rw-r--r--
📄
cache.h
813 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
cacheflush.h
15.54 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
cachetype.h
2.71 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
checksum.h
3.71 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
clocksource.h
153 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
cmpxchg.h
6.14 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
compiler.h
978 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
cp15.h
3.84 KB
11/01/2022 04:52:05 PM
rw-r--r--
📄
cpu.h
533 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
cpufeature.h
1.4 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
cpuidle.h
1.33 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
cputype.h
8.42 KB
11/01/2022 04:52:05 PM
rw-r--r--
📄
cti.h
3.62 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
dcc.h
1.01 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
delay.h
2.83 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
device.h
771 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
div64.h
3.17 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
dma-contiguous.h
265 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
dma-iommu.h
1.01 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
dma-mapping.h
7.44 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
dma.h
4.18 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
dmi.h
528 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
domain.h
3.65 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
ecard.h
5.98 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
edac.h
1.51 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
efi.h
3.04 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
elf.h
4.52 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
entry-macro-multi.S
726 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
exception.h
571 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
fb.h
375 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
fiq.h
1.36 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
firmware.h
1.82 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
fixmap.h
1.84 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
flat.h
915 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
floppy.h
3.61 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
fncpy.h
3.08 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
fpstate.h
1.73 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
ftrace.h
1.92 KB
11/01/2022 04:52:05 PM
rw-r--r--
📄
futex.h
4.24 KB
11/01/2022 04:52:05 PM
rw-r--r--
📄
glue-cache.h
3.51 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
glue-df.h
2.2 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
glue-pf.h
1.12 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
glue-proc.h
4.46 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
glue.h
759 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
gpio.h
693 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
hardirq.h
803 bytes
11/01/2022 04:52:05 PM
rw-r--r--
📁
hardware
-
11/17/2022 06:42:18 AM
rwxr-xr-x
📄
highmem.h
2.15 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
hugetlb-3level.h
2.03 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
hugetlb.h
1.78 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
hw_breakpoint.h
3.53 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
hw_irq.h
349 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
hwcap.h
378 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
hypervisor.h
140 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
ide.h
566 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
idmap.h
355 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
insn.h
636 bytes
11/01/2022 04:52:05 PM
rw-r--r--
📄
io.h
15.96 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
irq.h
1015 bytes
11/01/2022 04:52:05 PM
rw-r--r--
📄
irq_work.h
234 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
irqflags.h
3.88 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
jump_label.h
1009 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
kexec-internal.h
272 bytes
11/01/2022 04:52:05 PM
rw-r--r--
📄
kexec.h
2.3 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
kgdb.h
2.72 KB
11/01/2022 04:52:05 PM
rw-r--r--
📄
kmap_types.h
190 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
kprobes.h
2.65 KB
11/01/2022 04:52:05 PM
rw-r--r--
📄
kvm_arm.h
7.6 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
kvm_asm.h
2.84 KB
11/01/2022 04:52:05 PM
rw-r--r--
📄
kvm_coproc.h
1.99 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
kvm_emulate.h
7.84 KB
11/01/2022 04:52:05 PM
rw-r--r--
📄
kvm_host.h
10.31 KB
11/01/2022 04:52:05 PM
rw-r--r--
📄
kvm_hyp.h
4.49 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
kvm_mmio.h
1.34 KB
11/01/2022 04:52:05 PM
rw-r--r--
📄
kvm_mmu.h
7.27 KB
11/01/2022 04:52:05 PM
rw-r--r--
📄
limits.h
166 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
linkage.h
216 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📁
mach
-
11/17/2022 06:42:18 AM
rwxr-xr-x
📄
mc146818rtc.h
720 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
mcpm.h
11.92 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
mcs_spinlock.h
570 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
memblock.h
248 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
memory.h
10.12 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
mmu.h
953 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
mmu_context.h
3.94 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
module.h
1.57 KB
11/01/2022 04:52:05 PM
rw-r--r--
📄
mpu.h
2.15 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
mtd-xip.h
666 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
neon.h
1.16 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
nwflash.h
252 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
opcodes-sec.h
742 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
opcodes-virt.h
1.32 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
opcodes.h
8.07 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
outercache.h
3.78 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
page-nommu.h
957 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
page.h
3.61 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
paravirt.h
454 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
patch.h
438 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
pci.h
956 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
percpu.h
1.56 KB
11/01/2022 04:52:05 PM
rw-r--r--
📄
perf_event.h
850 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
pgalloc.h
3.79 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
pgtable-2level-hwdef.h
3.45 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
pgtable-2level-types.h
1.84 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
pgtable-2level.h
8.51 KB
11/01/2022 04:52:05 PM
rw-r--r--
📄
pgtable-3level-hwdef.h
3.95 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
pgtable-3level-types.h
1.89 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
pgtable-3level.h
9.54 KB
11/01/2022 04:52:05 PM
rw-r--r--
📄
pgtable-hwdef.h
467 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
pgtable-nommu.h
2.66 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
pgtable.h
11.68 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
probes.h
1.73 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
proc-fns.h
4.79 KB
11/01/2022 04:52:05 PM
rw-r--r--
📄
processor.h
3.4 KB
11/01/2022 04:52:05 PM
rw-r--r--
📄
procinfo.h
1.27 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
prom.h
715 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
psci.h
771 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
ptrace.h
4.89 KB
11/01/2022 04:52:05 PM
rw-r--r--
📄
sections.h
189 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
set_memory.h
1.04 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
setup.h
934 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
shmparam.h
419 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
signal.h
500 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
smp.h
3.1 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
smp_plat.h
2.48 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
smp_scu.h
1.32 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
smp_twd.h
908 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
sparsemem.h
716 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
spectre.h
906 bytes
11/01/2022 04:52:05 PM
rw-r--r--
📄
spinlock.h
5.49 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
spinlock_types.h
541 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
stackprotector.h
1.09 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
stacktrace.h
742 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
stage2_pgtable.h
2.12 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
string.h
1.43 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
suspend.h
369 bytes
11/01/2022 04:52:05 PM
rw-r--r--
📄
swab.h
1005 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
switch_to.h
1.03 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
sync_bitops.h
1.03 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
syscall.h
2.48 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
system_info.h
763 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
system_misc.h
1.14 KB
11/01/2022 04:52:05 PM
rw-r--r--
📄
tcm.h
937 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
therm.h
655 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
thread_info.h
5.2 KB
11/01/2022 04:52:05 PM
rw-r--r--
📄
thread_notify.h
1.2 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
timex.h
577 bytes
11/01/2022 04:52:05 PM
rw-r--r--
📄
tlb.h
7.37 KB
11/01/2022 04:52:05 PM
rw-r--r--
📄
tlbflush.h
17.88 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
tls.h
3.09 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
topology.h
1.18 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
traps.h
1.17 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
trusted_foundations.h
2.29 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
uaccess-asm.h
2.83 KB
11/01/2022 04:52:05 PM
rw-r--r--
📄
uaccess.h
16.22 KB
11/01/2022 04:52:05 PM
rw-r--r--
📄
ucontext.h
2.98 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
unaligned.h
846 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
unified.h
1.61 KB
11/01/2022 04:52:05 PM
rw-r--r--
📄
unistd.h
1.68 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
unwind.h
1.71 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
uprobes.h
1.07 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
user.h
4.2 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
v7m.h
2.93 KB
11/01/2022 04:52:05 PM
rw-r--r--
📄
vdso.h
507 bytes
11/01/2022 04:52:05 PM
rw-r--r--
📄
vdso_datapage.h
1.69 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
vfp.h
2.86 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
vfpmacros.h
2.1 KB
11/01/2022 04:52:05 PM
rw-r--r--
📄
vga.h
305 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
virt.h
2.9 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
word-at-a-time.h
2.08 KB
01/28/2018 09:20:33 PM
rw-r--r--
📁
xen
-
11/17/2022 06:42:18 AM
rwxr-xr-x
📄
xor.h
5.22 KB
01/28/2018 09:20:33 PM
rw-r--r--
Editing: uaccess-asm.h
Close
/* SPDX-License-Identifier: GPL-2.0-only */ #ifndef __ASM_UACCESS_ASM_H__ #define __ASM_UACCESS_ASM_H__ #include <asm/asm-offsets.h> #include <asm/domain.h> #include <asm/memory.h> #include <asm/thread_info.h> .macro csdb #ifdef CONFIG_THUMB2_KERNEL .inst.w 0xf3af8014 #else .inst 0xe320f014 #endif .endm .macro check_uaccess, addr:req, size:req, limit:req, tmp:req, bad:req #ifndef CONFIG_CPU_USE_DOMAINS adds \tmp, \addr, #\size - 1 sbcscc \tmp, \tmp, \limit bcs \bad #ifdef CONFIG_CPU_SPECTRE movcs \addr, #0 csdb #endif #endif .endm .macro uaccess_mask_range_ptr, addr:req, size:req, limit:req, tmp:req #ifdef CONFIG_CPU_SPECTRE sub \tmp, \limit, #1 subs \tmp, \tmp, \addr @ tmp = limit - 1 - addr addhs \tmp, \tmp, #1 @ if (tmp >= 0) { subshs \tmp, \tmp, \size @ tmp = limit - (addr + size) } movlo \addr, #0 @ if (tmp < 0) addr = NULL csdb #endif .endm .macro uaccess_disable, tmp, isb=1 #ifdef CONFIG_CPU_SW_DOMAIN_PAN /* * Whenever we re-enter userspace, the domains should always be * set appropriately. */ mov \tmp, #DACR_UACCESS_DISABLE mcr p15, 0, \tmp, c3, c0, 0 @ Set domain register .if \isb instr_sync .endif #endif .endm .macro uaccess_enable, tmp, isb=1 #ifdef CONFIG_CPU_SW_DOMAIN_PAN /* * Whenever we re-enter userspace, the domains should always be * set appropriately. */ mov \tmp, #DACR_UACCESS_ENABLE mcr p15, 0, \tmp, c3, c0, 0 .if \isb instr_sync .endif #endif .endm #if defined(CONFIG_CPU_SW_DOMAIN_PAN) || defined(CONFIG_CPU_USE_DOMAINS) #define DACR(x...) x #else #define DACR(x...) #endif /* * Save the address limit on entry to a privileged exception. * * If we are using the DACR for kernel access by the user accessors * (CONFIG_CPU_USE_DOMAINS=y), always reset the DACR kernel domain * back to client mode, whether or not \disable is set. * * If we are using SW PAN, set the DACR user domain to no access * if \disable is set. */ .macro uaccess_entry, tsk, tmp0, tmp1, tmp2, disable ldr \tmp1, [\tsk, #TI_ADDR_LIMIT] mov \tmp2, #TASK_SIZE str \tmp2, [\tsk, #TI_ADDR_LIMIT] DACR( mrc p15, 0, \tmp0, c3, c0, 0) DACR( str \tmp0, [sp, #SVC_DACR]) str \tmp1, [sp, #SVC_ADDR_LIMIT] .if \disable && IS_ENABLED(CONFIG_CPU_SW_DOMAIN_PAN) /* kernel=client, user=no access */ mov \tmp2, #DACR_UACCESS_DISABLE mcr p15, 0, \tmp2, c3, c0, 0 instr_sync .elseif IS_ENABLED(CONFIG_CPU_USE_DOMAINS) /* kernel=client */ bic \tmp2, \tmp0, #domain_mask(DOMAIN_KERNEL) orr \tmp2, \tmp2, #domain_val(DOMAIN_KERNEL, DOMAIN_CLIENT) mcr p15, 0, \tmp2, c3, c0, 0 instr_sync .endif .endm /* Restore the user access state previously saved by uaccess_entry */ .macro uaccess_exit, tsk, tmp0, tmp1 ldr \tmp1, [sp, #SVC_ADDR_LIMIT] DACR( ldr \tmp0, [sp, #SVC_DACR]) str \tmp1, [\tsk, #TI_ADDR_LIMIT] DACR( mcr p15, 0, \tmp0, c3, c0, 0) .endm #undef DACR #endif /* __ASM_UACCESS_ASM_H__ */