OXIESEC PANEL

Name	Size	Modified	Perms
📁 ..	-	05/09/2024 07:14:15 AM	rwxr-xr-x
📁 ac97	-	05/09/2024 07:14:16 AM	rwxr-xr-x
📄 ac97_codec.h	16.34 KB	01/28/2018 09:20:33 PM	rw-r--r--
📄 aci.h	2.4 KB	01/28/2018 09:20:33 PM	rw-r--r--
📄 ad1816a.h	5.38 KB	01/28/2018 09:20:33 PM	rw-r--r--
📄 ad1843.h	1.48 KB	01/28/2018 09:20:33 PM	rw-r--r--
📄 adau1373.h	699 bytes	01/28/2018 09:20:33 PM	rw-r--r--
📄 aess.h	1.63 KB	01/28/2018 09:20:33 PM	rw-r--r--
📄 ak4113.h	10.89 KB	01/28/2018 09:20:33 PM	rw-r--r--
📄 ak4114.h	10.22 KB	01/28/2018 09:20:33 PM	rw-r--r--
📄 ak4117.h	9.02 KB	01/28/2018 09:20:33 PM	rw-r--r--
📄 ak4531_codec.h	3.1 KB	01/28/2018 09:20:33 PM	rw-r--r--
📄 ak4641.h	622 bytes	01/28/2018 09:20:33 PM	rw-r--r--
📄 ak4xxx-adda.h	3.34 KB	01/28/2018 09:20:33 PM	rw-r--r--
📄 alc5623.h	536 bytes	01/28/2018 09:20:33 PM	rw-r--r--
📄 asequencer.h	3.58 KB	01/28/2018 09:20:33 PM	rw-r--r--
📄 asound.h	1.25 KB	01/28/2018 09:20:33 PM	rw-r--r--
📄 asoundef.h	16.7 KB	01/28/2018 09:20:33 PM	rw-r--r--
📄 compress_driver.h	6.93 KB	06/16/2023 05:32:39 PM	rw-r--r--
📄 control.h	8.84 KB	06/16/2023 05:32:39 PM	rw-r--r--
📄 core.h	13.84 KB	06/16/2023 05:32:39 PM	rw-r--r--
📄 cs35l33.h	1.01 KB	01/28/2018 09:20:33 PM	rw-r--r--
📄 cs35l34.h	887 bytes	01/28/2018 09:20:33 PM	rw-r--r--
📄 cs35l35.h	2.36 KB	01/28/2018 09:20:33 PM	rw-r--r--
📄 cs4231-regs.h	8.28 KB	01/28/2018 09:20:33 PM	rw-r--r--
📄 cs4271.h	1.38 KB	01/28/2018 09:20:33 PM	rw-r--r--
📄 cs42l52.h	738 bytes	01/28/2018 09:20:33 PM	rw-r--r--
📄 cs42l56.h	1.16 KB	01/28/2018 09:20:33 PM	rw-r--r--
📄 cs42l73.h	507 bytes	01/28/2018 09:20:33 PM	rw-r--r--
📄 cs8403.h	8.63 KB	01/28/2018 09:20:33 PM	rw-r--r--
📄 cs8427.h	10.4 KB	01/28/2018 09:20:33 PM	rw-r--r--
📄 da7213.h	1.15 KB	01/28/2018 09:20:33 PM	rw-r--r--
📄 da7218.h	2.62 KB	01/28/2018 09:20:33 PM	rw-r--r--
📄 da7219-aad.h	2.42 KB	01/28/2018 09:20:33 PM	rw-r--r--
📄 da7219.h	1.04 KB	01/28/2018 09:20:33 PM	rw-r--r--
📄 da9055.h	914 bytes	01/28/2018 09:20:33 PM	rw-r--r--
📄 designware_i2s.h	2.25 KB	01/28/2018 09:20:33 PM	rw-r--r--
📄 dmaengine_pcm.h	6.22 KB	01/28/2018 09:20:33 PM	rw-r--r--
📄 emu10k1.h	89.25 KB	01/28/2018 09:20:33 PM	rw-r--r--
📄 emu10k1_synth.h	1.35 KB	01/28/2018 09:20:33 PM	rw-r--r--
📄 emu8000.h	4.01 KB	01/28/2018 09:20:33 PM	rw-r--r--
📄 emu8000_reg.h	10.21 KB	01/28/2018 09:20:33 PM	rw-r--r--
📄 emux_legacy.h	5.37 KB	01/28/2018 09:20:33 PM	rw-r--r--
📄 emux_synth.h	7.46 KB	01/28/2018 09:20:33 PM	rw-r--r--
📄 es1688.h	3.53 KB	01/28/2018 09:20:33 PM	rw-r--r--
📄 gus.h	20.21 KB	01/28/2018 09:20:33 PM	rw-r--r--
📄 hda_chmap.h	2.6 KB	01/28/2018 09:20:33 PM	rw-r--r--
📄 hda_hwdep.h	1.38 KB	01/28/2018 09:20:33 PM	rw-r--r--
📄 hda_i915.h	1.64 KB	01/28/2018 09:20:33 PM	rw-r--r--
📄 hda_register.h	10 KB	01/28/2018 09:20:33 PM	rw-r--r--
📄 hda_regmap.h	6.59 KB	01/28/2018 09:20:33 PM	rw-r--r--
📄 hda_verbs.h	16.81 KB	01/28/2018 09:20:33 PM	rw-r--r--
📄 hdaudio.h	18.39 KB	06/16/2023 05:32:39 PM	rw-r--r--
📄 hdaudio_ext.h	6.99 KB	01/28/2018 09:20:33 PM	rw-r--r--
📄 hdmi-codec.h	2.42 KB	01/28/2018 09:20:33 PM	rw-r--r--
📄 hwdep.h	2.56 KB	01/28/2018 09:20:33 PM	rw-r--r--
📄 i2c.h	3.47 KB	01/28/2018 09:20:33 PM	rw-r--r--
📄 info.h	7.41 KB	01/28/2018 09:20:33 PM	rw-r--r--
📄 initval.h	3.08 KB	01/28/2018 09:20:33 PM	rw-r--r--
📄 jack.h	3.75 KB	06/16/2023 05:32:39 PM	rw-r--r--
📄 l3.h	524 bytes	01/28/2018 09:20:33 PM	rw-r--r--
📄 max9768.h	729 bytes	01/28/2018 09:20:33 PM	rw-r--r--
📄 max98088.h	1.26 KB	01/28/2018 09:20:33 PM	rw-r--r--
📄 max98090.h	754 bytes	01/28/2018 09:20:33 PM	rw-r--r--
📄 max98095.h	1.54 KB	01/28/2018 09:20:33 PM	rw-r--r--
📄 memalloc.h	4.41 KB	01/28/2018 09:20:33 PM	rw-r--r--
📄 minors.h	4.33 KB	01/28/2018 09:20:33 PM	rw-r--r--
📄 mixer_oss.h	2.41 KB	01/28/2018 09:20:33 PM	rw-r--r--
📄 mpu401.h	4.49 KB	01/28/2018 09:20:33 PM	rw-r--r--
📄 omap-hdmi-audio.h	1.34 KB	01/28/2018 09:20:33 PM	rw-r--r--
📄 omap-pcm.h	864 bytes	01/28/2018 09:20:33 PM	rw-r--r--
📄 opl3.h	12.31 KB	01/28/2018 09:20:33 PM	rw-r--r--
📄 opl4.h	1.1 KB	01/28/2018 09:20:33 PM	rw-r--r--
📄 pcm-indirect.h	5.7 KB	01/28/2018 09:20:33 PM	rw-r--r--
📄 pcm.h	47.51 KB	06/16/2023 05:32:39 PM	rw-r--r--
📄 pcm_drm_eld.h	183 bytes	01/28/2018 09:20:33 PM	rw-r--r--
📄 pcm_iec958.h	332 bytes	01/28/2018 09:20:33 PM	rw-r--r--
📄 pcm_oss.h	2.69 KB	06/16/2023 05:32:39 PM	rw-r--r--
📄 pcm_params.h	9.03 KB	06/16/2023 05:32:39 PM	rw-r--r--
📄 pt2258.h	1.18 KB	01/28/2018 09:20:33 PM	rw-r--r--
📄 pxa2xx-lib.h	1.48 KB	01/28/2018 09:20:33 PM	rw-r--r--
📄 rawmidi.h	6.17 KB	06/16/2023 05:32:39 PM	rw-r--r--
📄 rt286.h	460 bytes	01/28/2018 09:20:33 PM	rw-r--r--
📄 rt298.h	519 bytes	01/28/2018 09:20:33 PM	rw-r--r--
📄 rt5514.h	478 bytes	01/28/2018 09:20:33 PM	rw-r--r--
📄 rt5640.h	648 bytes	01/28/2018 09:20:33 PM	rw-r--r--
📄 rt5645.h	738 bytes	01/28/2018 09:20:33 PM	rw-r--r--
📄 rt5651.h	581 bytes	01/28/2018 09:20:33 PM	rw-r--r--
📄 rt5659.h	1003 bytes	01/28/2018 09:20:33 PM	rw-r--r--
📄 rt5660.h	724 bytes	01/28/2018 09:20:33 PM	rw-r--r--
📄 rt5663.h	622 bytes	01/28/2018 09:20:33 PM	rw-r--r--
📄 rt5665.h	907 bytes	01/28/2018 09:20:33 PM	rw-r--r--
📄 rt5670.h	679 bytes	06/16/2023 05:32:39 PM	rw-r--r--
📄 s3c24xx_uda134x.h	229 bytes	01/28/2018 09:20:33 PM	rw-r--r--
📄 sb.h	10.98 KB	01/28/2018 09:20:33 PM	rw-r--r--
📄 sb16_csp.h	2.71 KB	01/28/2018 09:20:33 PM	rw-r--r--
📄 seq_device.h	2.79 KB	01/28/2018 09:20:33 PM	rw-r--r--
📄 seq_kernel.h	3.96 KB	01/28/2018 09:20:33 PM	rw-r--r--
📄 seq_midi_emul.h	7.26 KB	01/28/2018 09:20:33 PM	rw-r--r--
📄 seq_midi_event.h	2.17 KB	01/28/2018 09:20:33 PM	rw-r--r--
📄 seq_oss.h	2.86 KB	01/28/2018 09:20:33 PM	rw-r--r--
📄 seq_oss_legacy.h	1 KB	01/28/2018 09:20:33 PM	rw-r--r--
📄 seq_virmidi.h	2.73 KB	01/28/2018 09:20:33 PM	rw-r--r--
📄 sh_dac_audio.h	587 bytes	01/28/2018 09:20:33 PM	rw-r--r--
📄 sh_fsi.h	847 bytes	01/28/2018 09:20:33 PM	rw-r--r--
📄 simple_card.h	683 bytes	01/28/2018 09:20:33 PM	rw-r--r--
📄 simple_card_utils.h	3.96 KB	01/28/2018 09:20:33 PM	rw-r--r--
📄 snd_wavefront.h	5.57 KB	01/28/2018 09:20:33 PM	rw-r--r--
📄 soc-acpi-intel-match.h	1.1 KB	01/28/2018 09:20:33 PM	rw-r--r--
📄 soc-acpi.h	3.6 KB	01/28/2018 09:20:33 PM	rw-r--r--
📄 soc-dai.h	11.13 KB	01/28/2018 09:20:33 PM	rw-r--r--
📄 soc-dapm.h	30.87 KB	06/16/2023 05:32:39 PM	rw-r--r--
📄 soc-dpcm.h	4.73 KB	01/28/2018 09:20:33 PM	rw-r--r--
📄 soc-topology.h	5.71 KB	01/28/2018 09:20:33 PM	rw-r--r--
📄 soc.h	63.47 KB	01/28/2018 09:20:33 PM	rw-r--r--
📄 soundfont.h	4.48 KB	01/28/2018 09:20:33 PM	rw-r--r--
📄 spear_dma.h	1003 bytes	01/28/2018 09:20:33 PM	rw-r--r--
📄 spear_spdif.h	1010 bytes	01/28/2018 09:20:33 PM	rw-r--r--
📄 sta32x.h	1.2 KB	01/28/2018 09:20:33 PM	rw-r--r--
📄 sta350.h	1.65 KB	01/28/2018 09:20:33 PM	rw-r--r--
📄 tas2552-plat.h	678 bytes	01/28/2018 09:20:33 PM	rw-r--r--
📄 tas5086.h	210 bytes	01/28/2018 09:20:33 PM	rw-r--r--
📄 tea6330t.h	1.14 KB	01/28/2018 09:20:33 PM	rw-r--r--
📄 timer.h	5.56 KB	01/28/2018 09:20:33 PM	rw-r--r--
📄 tlv.h	2.27 KB	01/28/2018 09:20:33 PM	rw-r--r--
📄 tlv320aic32x4.h	1.43 KB	01/28/2018 09:20:33 PM	rw-r--r--
📄 tlv320aic3x.h	1.88 KB	01/28/2018 09:20:33 PM	rw-r--r--
📄 tlv320dac33-plat.h	720 bytes	01/28/2018 09:20:33 PM	rw-r--r--
📄 tpa6130a2-plat.h	900 bytes	01/28/2018 09:20:33 PM	rw-r--r--
📄 uda134x.h	597 bytes	01/28/2018 09:20:33 PM	rw-r--r--
📄 uda1380.h	481 bytes	01/28/2018 09:20:33 PM	rw-r--r--
📄 util_mem.h	2.26 KB	01/28/2018 09:20:33 PM	rw-r--r--
📄 vx_core.h	15.34 KB	01/28/2018 09:20:33 PM	rw-r--r--
📄 wavefront.h	18.76 KB	01/28/2018 09:20:33 PM	rw-r--r--
📄 wm0010.h	679 bytes	01/28/2018 09:20:33 PM	rw-r--r--
📄 wm1250-ev1.h	656 bytes	01/28/2018 09:20:33 PM	rw-r--r--
📄 wm2000.h	625 bytes	01/28/2018 09:20:33 PM	rw-r--r--
📄 wm2200.h	1.46 KB	01/28/2018 09:20:33 PM	rw-r--r--
📄 wm5100.h	1.25 KB	01/28/2018 09:20:33 PM	rw-r--r--
📄 wm8903.h	15.16 KB	01/28/2018 09:20:33 PM	rw-r--r--
📄 wm8904.h	7.43 KB	01/28/2018 09:20:33 PM	rw-r--r--
📄 wm8955.h	662 bytes	01/28/2018 09:20:33 PM	rw-r--r--
📄 wm8960.h	603 bytes	01/28/2018 09:20:33 PM	rw-r--r--
📄 wm8962.h	1.8 KB	01/28/2018 09:20:33 PM	rw-r--r--
📄 wm8993.h	1.19 KB	01/28/2018 09:20:33 PM	rw-r--r--
📄 wm8996.h	1.4 KB	01/28/2018 09:20:33 PM	rw-r--r--
📄 wm9081.h	661 bytes	01/28/2018 09:20:33 PM	rw-r--r--
📄 wm9090.h	780 bytes	01/28/2018 09:20:33 PM	rw-r--r--
📄 wss.h	8.44 KB	01/28/2018 09:20:33 PM	rw-r--r--

Editing: cs4231-regs.h

#ifndef __SOUND_CS4231_REGS_H
#define __SOUND_CS4231_REGS_H

/*
 *  Copyright (c) by Jaroslav Kysela <perex@perex.cz>
 *  Definitions for CS4231 & InterWave chips & compatible chips registers
 *
 *
 *   This program is free software; you can redistribute it and/or modify
 *   it under the terms of the GNU General Public License as published by
 *   the Free Software Foundation; either version 2 of the License, or
 *   (at your option) any later version.
 *
 *   This program is distributed in the hope that it will be useful,
 *   but WITHOUT ANY WARRANTY; without even the implied warranty of
 *   MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 *   GNU General Public License for more details.
 *
 *   You should have received a copy of the GNU General Public License
 *   along with this program; if not, write to the Free Software
 *   Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307 USA
 *
 */

/* IO ports */

#define CS4231P(x)		(c_d_c_CS4231##x)

#define c_d_c_CS4231REGSEL	0
#define c_d_c_CS4231REG		1
#define c_d_c_CS4231STATUS	2
#define c_d_c_CS4231PIO		3

/* codec registers */

#define CS4231_LEFT_INPUT	0x00	/* left input control */
#define CS4231_RIGHT_INPUT	0x01	/* right input control */
#define CS4231_AUX1_LEFT_INPUT	0x02	/* left AUX1 input control */
#define CS4231_AUX1_RIGHT_INPUT	0x03	/* right AUX1 input control */
#define CS4231_AUX2_LEFT_INPUT	0x04	/* left AUX2 input control */
#define CS4231_AUX2_RIGHT_INPUT	0x05	/* right AUX2 input control */
#define CS4231_LEFT_OUTPUT	0x06	/* left output control register */
#define CS4231_RIGHT_OUTPUT	0x07	/* right output control register */
#define CS4231_PLAYBK_FORMAT	0x08	/* clock and data format - playback - bits 7-0 MCE */
#define CS4231_IFACE_CTRL	0x09	/* interface control - bits 7-2 MCE */
#define CS4231_PIN_CTRL		0x0a	/* pin control */
#define CS4231_TEST_INIT	0x0b	/* test and initialization */
#define CS4231_MISC_INFO	0x0c	/* miscellaneous information */
#define CS4231_LOOPBACK		0x0d	/* loopback control */
#define CS4231_PLY_UPR_CNT	0x0e	/* playback upper base count */
#define CS4231_PLY_LWR_CNT	0x0f	/* playback lower base count */
#define CS4231_ALT_FEATURE_1	0x10	/* alternate #1 feature enable */
#define AD1845_AF1_MIC_LEFT	0x10	/* alternate #1 feature + MIC left */
#define CS4231_ALT_FEATURE_2	0x11	/* alternate #2 feature enable */
#define AD1845_AF2_MIC_RIGHT	0x11	/* alternate #2 feature + MIC right */
#define CS4231_LEFT_LINE_IN	0x12	/* left line input control */
#define CS4231_RIGHT_LINE_IN	0x13	/* right line input control */
#define CS4231_TIMER_LOW	0x14	/* timer low byte */
#define CS4231_TIMER_HIGH	0x15	/* timer high byte */
#define CS4231_LEFT_MIC_INPUT	0x16	/* left MIC input control register (InterWave only) */
#define AD1845_UPR_FREQ_SEL	0x16	/* upper byte of frequency select */
#define CS4231_RIGHT_MIC_INPUT	0x17	/* right MIC input control register (InterWave only) */
#define AD1845_LWR_FREQ_SEL	0x17	/* lower byte of frequency select */
#define CS4236_EXT_REG		0x17	/* extended register access */
#define CS4231_IRQ_STATUS	0x18	/* irq status register */
#define CS4231_LINE_LEFT_OUTPUT	0x19	/* left line output control register (InterWave only) */
#define CS4231_VERSION		0x19	/* CS4231(A) - version values */
#define CS4231_MONO_CTRL	0x1a	/* mono input/output control */
#define CS4231_LINE_RIGHT_OUTPUT 0x1b	/* right line output control register (InterWave only) */
#define AD1845_PWR_DOWN		0x1b	/* power down control */
#define CS4235_LEFT_MASTER	0x1b	/* left master output control */
#define CS4231_REC_FORMAT	0x1c	/* clock and data format - record - bits 7-0 MCE */
#define AD1845_CLOCK		0x1d	/* crystal clock select and total power down */
#define CS4235_RIGHT_MASTER	0x1d	/* right master output control */
#define CS4231_REC_UPR_CNT	0x1e	/* record upper count */
#define CS4231_REC_LWR_CNT	0x1f	/* record lower count */

/* definitions for codec register select port - CODECP( REGSEL ) */

#define CS4231_INIT		0x80	/* CODEC is initializing */
#define CS4231_MCE		0x40	/* mode change enable */
#define CS4231_TRD		0x20	/* transfer request disable */

/* definitions for codec status register - CODECP( STATUS ) */

#define CS4231_GLOBALIRQ	0x01	/* IRQ is active */

/* definitions for codec irq status */

#define CS4231_PLAYBACK_IRQ	0x10
#define CS4231_RECORD_IRQ	0x20
#define CS4231_TIMER_IRQ	0x40
#define CS4231_ALL_IRQS		0x70
#define CS4231_REC_UNDERRUN	0x08
#define CS4231_REC_OVERRUN	0x04
#define CS4231_PLY_OVERRUN	0x02
#define CS4231_PLY_UNDERRUN	0x01

/* definitions for CS4231_LEFT_INPUT and CS4231_RIGHT_INPUT registers */

#define CS4231_ENABLE_MIC_GAIN	0x20

#define CS4231_MIXS_LINE	0x00
#define CS4231_MIXS_AUX1	0x40
#define CS4231_MIXS_MIC		0x80
#define CS4231_MIXS_ALL		0xc0

/* definitions for clock and data format register - CS4231_PLAYBK_FORMAT */

#define CS4231_LINEAR_8		0x00	/* 8-bit unsigned data */
#define CS4231_ALAW_8		0x60	/* 8-bit A-law companded */
#define CS4231_ULAW_8		0x20	/* 8-bit U-law companded */
#define CS4231_LINEAR_16	0x40	/* 16-bit twos complement data - little endian */
#define CS4231_LINEAR_16_BIG	0xc0	/* 16-bit twos complement data - big endian */
#define CS4231_ADPCM_16		0xa0	/* 16-bit ADPCM */
#define CS4231_STEREO		0x10	/* stereo mode */
/* bits 3-1 define frequency divisor */
#define CS4231_XTAL1		0x00	/* 24.576 crystal */
#define CS4231_XTAL2		0x01	/* 16.9344 crystal */

/* definitions for interface control register - CS4231_IFACE_CTRL */

#define CS4231_RECORD_PIO	0x80	/* record PIO enable */
#define CS4231_PLAYBACK_PIO	0x40	/* playback PIO enable */
#define CS4231_CALIB_MODE	0x18	/* calibration mode bits */
#define CS4231_AUTOCALIB	0x08	/* auto calibrate */
#define CS4231_SINGLE_DMA	0x04	/* use single DMA channel */
#define CS4231_RECORD_ENABLE	0x02	/* record enable */
#define CS4231_PLAYBACK_ENABLE	0x01	/* playback enable */

/* definitions for pin control register - CS4231_PIN_CTRL */

#define CS4231_IRQ_ENABLE	0x02	/* enable IRQ */
#define CS4231_XCTL1		0x40	/* external control #1 */
#define CS4231_XCTL0		0x80	/* external control #0 */

/* definitions for test and init register - CS4231_TEST_INIT */

#define CS4231_CALIB_IN_PROGRESS 0x20	/* auto calibrate in progress */
#define CS4231_DMA_REQUEST	0x10	/* DMA request in progress */

/* definitions for misc control register - CS4231_MISC_INFO */

#define CS4231_MODE2		0x40	/* MODE 2 */
#define CS4231_IW_MODE3		0x6c	/* MODE 3 - InterWave enhanced mode */
#define CS4231_4236_MODE3	0xe0	/* MODE 3 - CS4236+ enhanced mode */

/* definitions for alternate feature 1 register - CS4231_ALT_FEATURE_1 */

#define	CS4231_DACZ		0x01	/* zero DAC when underrun */
#define CS4231_TIMER_ENABLE	0x40	/* codec timer enable */
#define CS4231_OLB		0x80	/* output level bit */

/* definitions for Extended Registers - CS4236+ */

#define CS4236_REG(i23val)	(((i23val << 2) & 0x10) | ((i23val >> 4) & 0x0f))
#define CS4236_I23VAL(reg)	((((reg)&0xf) << 4) | (((reg)&0x10) >> 2) | 0x8)

#define CS4236_LEFT_LINE	0x08	/* left LINE alternate volume */
#define CS4236_RIGHT_LINE	0x18	/* right LINE alternate volume */
#define CS4236_LEFT_MIC		0x28	/* left MIC volume */
#define CS4236_RIGHT_MIC	0x38	/* right MIC volume */
#define CS4236_LEFT_MIX_CTRL	0x48	/* synthesis and left input mixer control */
#define CS4236_RIGHT_MIX_CTRL	0x58	/* right input mixer control */
#define CS4236_LEFT_FM		0x68	/* left FM volume */
#define CS4236_RIGHT_FM		0x78	/* right FM volume */
#define CS4236_LEFT_DSP		0x88	/* left DSP serial port volume */
#define CS4236_RIGHT_DSP	0x98	/* right DSP serial port volume */
#define CS4236_RIGHT_LOOPBACK	0xa8	/* right loopback monitor volume */
#define CS4236_DAC_MUTE		0xb8	/* DAC mute and IFSE enable */
#define CS4236_ADC_RATE		0xc8	/* indenpendent ADC sample frequency */
#define CS4236_DAC_RATE		0xd8	/* indenpendent DAC sample frequency */
#define CS4236_LEFT_MASTER	0xe8	/* left master digital audio volume */
#define CS4236_RIGHT_MASTER	0xf8	/* right master digital audio volume */
#define CS4236_LEFT_WAVE	0x0c	/* left wavetable serial port volume */
#define CS4236_RIGHT_WAVE	0x1c	/* right wavetable serial port volume */
#define CS4236_VERSION		0x9c	/* chip version and ID */

/* definitions for extended registers - OPTI93X */
#define OPTi931_AUX_LEFT_INPUT	0x10
#define OPTi931_AUX_RIGHT_INPUT	0x11
#define OPTi93X_MIC_LEFT_INPUT	0x14
#define OPTi93X_MIC_RIGHT_INPUT	0x15
#define OPTi93X_OUT_LEFT	0x16
#define OPTi93X_OUT_RIGHT	0x17

#endif /* __SOUND_CS4231_REGS_H */