OXIESEC PANEL
- Current Dir:
/
/
usr
/
src
/
linux-headers-4.15.0-213
/
arch
/
s390
/
include
/
asm
Server IP: 139.59.38.164
Upload:
Create Dir:
Name
Size
Modified
Perms
📁
..
-
05/09/2024 07:14:13 AM
rwxr-xr-x
📄
Kbuild
557 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
airq.h
3.02 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
alternative-asm.h
3.07 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
alternative.h
4.99 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
ap.h
9.9 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
appldata.h
1.54 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
archrandom.h
1.17 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
asm-prototypes.h
227 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
atomic.h
5.1 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
atomic_ops.h
4.02 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
barrier.h
1.84 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
bitops.h
10.13 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
bug.h
1.49 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
bugs.h
441 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
cache.h
387 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
ccwdev.h
7.99 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
ccwgroup.h
2.53 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
checksum.h
3.24 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
chpid.h
974 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
cio.h
8.01 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
clp.h
1.32 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
cmb.h
425 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
cmpxchg.h
1.76 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
compat.h
7.9 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
cpacf.h
16.8 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
cpcmd.h
1.11 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
cpu.h
549 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
cpu_mf.h
8.99 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
cpufeature.h
963 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
cputime.h
805 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
crw.h
1.86 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
css_chars.h
769 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
ctl_reg.h
2.89 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
current.h
405 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
debug.h
8.1 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
delay.h
721 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
diag.h
5.94 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
dis.h
637 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
dma-mapping.h
621 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
dma.h
456 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
eadm.h
2.03 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
ebcdic.h
1.41 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
elf.h
10.36 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
exec.h
269 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
extable.h
875 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
extmem.h
804 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
facility.h
2.44 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
fcx.h
7.91 KB
01/28/2018 09:20:33 PM
rw-r--r--
📁
fpu
-
05/09/2024 07:14:16 AM
rwxr-xr-x
📄
ftrace.h
1.66 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
futex.h
2.09 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
gmap.h
4.93 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
hardirq.h
670 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
hugetlb.h
2.87 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
hw_irq.h
249 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
idals.h
5.22 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
idle.h
709 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
io.h
2.03 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
ipl.h
3.6 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
irq.h
2.55 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
irqflags.h
1.76 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
isc.h
1000 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
itcw.h
950 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
jump_label.h
1.36 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
kdebug.h
386 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
kexec.h
1.32 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
kprobes.h
2.24 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
kvm_host.h
22.24 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
kvm_para.h
5.78 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
linkage.h
633 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
livepatch.h
461 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
lowcore.h
6.29 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
mmu.h
1.19 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
mmu_context.h
3.84 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
mmzone.h
316 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
module.h
802 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
nmi.h
3.44 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
nospec-branch.h
342 bytes
06/16/2023 05:32:39 PM
rw-r--r--
📄
nospec-insn.h
3.81 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
numa.h
730 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
os_info.h
1.1 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
page-states.h
486 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
page.h
5.12 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
pci.h
6.26 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
pci_clp.h
4.25 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
pci_debug.h
608 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
pci_dma.h
5.7 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
pci_insn.h
2.59 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
pci_io.h
4.58 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
percpu.h
6.44 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
perf_event.h
2.71 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
pgalloc.h
4.32 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
pgtable.h
47.7 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
pkey.h
4.23 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
preempt.h
3.25 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
processor.h
10.42 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
ptrace.h
5.27 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
qdio.h
11.67 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
reset.h
471 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
runtime_instr.h
1.76 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
schid.h
525 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
sclp.h
3.38 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
scsw.h
24.1 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
seccomp.h
516 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
sections.h
155 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
segment.h
93 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
serial.h
147 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
set_memory.h
779 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
setup.h
4.44 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
shmparam.h
285 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
signal.h
644 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
sigp.h
1.8 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
smp.h
2.45 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
sparsemem.h
214 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
spinlock.h
3.53 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
spinlock_types.h
437 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
stp.h
1.26 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
string.h
4.5 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
switch_to.h
1.37 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
syscall.h
2.63 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
sysinfo.h
4.22 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
termios.h
685 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
thread_info.h
3.15 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
timex.h
6.15 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
tlb.h
5.71 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
tlbflush.h
3.52 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
topology.h
2.69 KB
06/16/2023 05:32:39 PM
rw-r--r--
📁
trace
-
05/09/2024 07:14:16 AM
rwxr-xr-x
📄
uaccess.h
6.57 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
unistd.h
1.03 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
uprobes.h
588 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
user.h
3.3 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
vdso.h
1.8 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
vga.h
170 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
vtime.h
182 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
vtimer.h
866 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
vx-insn.h
10.66 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
xor.h
454 bytes
01/28/2018 09:20:33 PM
rw-r--r--
Editing: tlb.h
Close
/* SPDX-License-Identifier: GPL-2.0 */ #ifndef _S390_TLB_H #define _S390_TLB_H /* * TLB flushing on s390 is complicated. The following requirement * from the principles of operation is the most arduous: * * "A valid table entry must not be changed while it is attached * to any CPU and may be used for translation by that CPU except to * (1) invalidate the entry by using INVALIDATE PAGE TABLE ENTRY, * or INVALIDATE DAT TABLE ENTRY, (2) alter bits 56-63 of a page * table entry, or (3) make a change by means of a COMPARE AND SWAP * AND PURGE instruction that purges the TLB." * * The modification of a pte of an active mm struct therefore is * a two step process: i) invalidate the pte, ii) store the new pte. * This is true for the page protection bit as well. * The only possible optimization is to flush at the beginning of * a tlb_gather_mmu cycle if the mm_struct is currently not in use. * * Pages used for the page tables is a different story. FIXME: more */ #include <linux/mm.h> #include <linux/pagemap.h> #include <linux/swap.h> #include <asm/processor.h> #include <asm/pgalloc.h> #include <asm/tlbflush.h> struct mmu_gather { struct mm_struct *mm; struct mmu_table_batch *batch; unsigned int fullmm; unsigned long start, end; }; struct mmu_table_batch { struct rcu_head rcu; unsigned int nr; void *tables[0]; }; #define MAX_TABLE_BATCH \ ((PAGE_SIZE - sizeof(struct mmu_table_batch)) / sizeof(void *)) extern void tlb_table_flush(struct mmu_gather *tlb); extern void tlb_remove_table(struct mmu_gather *tlb, void *table); static inline void arch_tlb_gather_mmu(struct mmu_gather *tlb, struct mm_struct *mm, unsigned long start, unsigned long end) { tlb->mm = mm; tlb->start = start; tlb->end = end; tlb->fullmm = !(start | (end+1)); tlb->batch = NULL; } static inline void tlb_flush_mmu_tlbonly(struct mmu_gather *tlb) { __tlb_flush_mm_lazy(tlb->mm); } static inline void tlb_flush_mmu_free(struct mmu_gather *tlb) { tlb_table_flush(tlb); } static inline void tlb_flush_mmu(struct mmu_gather *tlb) { tlb_flush_mmu_tlbonly(tlb); tlb_flush_mmu_free(tlb); } static inline void arch_tlb_finish_mmu(struct mmu_gather *tlb, unsigned long start, unsigned long end, bool force) { if (force) { tlb->start = start; tlb->end = end; } tlb_flush_mmu(tlb); } /* * Release the page cache reference for a pte removed by * tlb_ptep_clear_flush. In both flush modes the tlb for a page cache page * has already been freed, so just do free_page_and_swap_cache. */ static inline bool __tlb_remove_page(struct mmu_gather *tlb, struct page *page) { free_page_and_swap_cache(page); return false; /* avoid calling tlb_flush_mmu */ } static inline void tlb_remove_page(struct mmu_gather *tlb, struct page *page) { free_page_and_swap_cache(page); } static inline bool __tlb_remove_page_size(struct mmu_gather *tlb, struct page *page, int page_size) { return __tlb_remove_page(tlb, page); } static inline void tlb_remove_page_size(struct mmu_gather *tlb, struct page *page, int page_size) { return tlb_remove_page(tlb, page); } static inline void tlb_flush_pmd_range(struct mmu_gather *tlb, unsigned long address, unsigned long size) { /* * the range might exceed the original range that was provided to * tlb_gather_mmu(), so we need to update it despite the fact it is * usually not updated. */ if (tlb->start > address) tlb->start = address; if (tlb->end < address + size) tlb->end = address + size; } /* * pte_free_tlb frees a pte table and clears the CRSTE for the * page table from the tlb. */ static inline void pte_free_tlb(struct mmu_gather *tlb, pgtable_t pte, unsigned long address) { page_table_free_rcu(tlb, (unsigned long *) pte, address); } /* * pmd_free_tlb frees a pmd table and clears the CRSTE for the * segment table entry from the tlb. * If the mm uses a two level page table the single pmd is freed * as the pgd. pmd_free_tlb checks the asce_limit against 2GB * to avoid the double free of the pmd in this case. */ static inline void pmd_free_tlb(struct mmu_gather *tlb, pmd_t *pmd, unsigned long address) { if (mm_pmd_folded(tlb->mm)) return; pgtable_pmd_page_dtor(virt_to_page(pmd)); tlb_remove_table(tlb, pmd); } /* * p4d_free_tlb frees a pud table and clears the CRSTE for the * region second table entry from the tlb. * If the mm uses a four level page table the single p4d is freed * as the pgd. p4d_free_tlb checks the asce_limit against 8PB * to avoid the double free of the p4d in this case. */ static inline void p4d_free_tlb(struct mmu_gather *tlb, p4d_t *p4d, unsigned long address) { if (mm_p4d_folded(tlb->mm)) return; tlb_remove_table(tlb, p4d); } /* * pud_free_tlb frees a pud table and clears the CRSTE for the * region third table entry from the tlb. * If the mm uses a three level page table the single pud is freed * as the pgd. pud_free_tlb checks the asce_limit against 4TB * to avoid the double free of the pud in this case. */ static inline void pud_free_tlb(struct mmu_gather *tlb, pud_t *pud, unsigned long address) { if (mm_pud_folded(tlb->mm)) return; tlb_remove_table(tlb, pud); } #define tlb_start_vma(tlb, vma) do { } while (0) #define tlb_end_vma(tlb, vma) do { } while (0) #define tlb_remove_tlb_entry(tlb, ptep, addr) do { } while (0) #define tlb_remove_pmd_tlb_entry(tlb, pmdp, addr) do { } while (0) #define tlb_migrate_finish(mm) do { } while (0) #define tlb_flush_pmd_range(tlb, addr, sz) do { } while (0) #define tlb_remove_huge_tlb_entry(h, tlb, ptep, address) \ tlb_remove_tlb_entry(tlb, ptep, address) #define tlb_remove_check_page_size_change tlb_remove_check_page_size_change static inline void tlb_remove_check_page_size_change(struct mmu_gather *tlb, unsigned int page_size) { } #endif /* _S390_TLB_H */