OXIESEC PANEL
- Current Dir:
/
/
usr
/
src
/
linux-headers-4.15.0-213
/
arch
/
s390
/
include
/
asm
Server IP: 139.59.38.164
Upload:
Create Dir:
Name
Size
Modified
Perms
📁
..
-
05/09/2024 07:14:13 AM
rwxr-xr-x
📄
Kbuild
557 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
airq.h
3.02 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
alternative-asm.h
3.07 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
alternative.h
4.99 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
ap.h
9.9 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
appldata.h
1.54 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
archrandom.h
1.17 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
asm-prototypes.h
227 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
atomic.h
5.1 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
atomic_ops.h
4.02 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
barrier.h
1.84 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
bitops.h
10.13 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
bug.h
1.49 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
bugs.h
441 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
cache.h
387 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
ccwdev.h
7.99 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
ccwgroup.h
2.53 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
checksum.h
3.24 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
chpid.h
974 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
cio.h
8.01 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
clp.h
1.32 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
cmb.h
425 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
cmpxchg.h
1.76 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
compat.h
7.9 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
cpacf.h
16.8 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
cpcmd.h
1.11 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
cpu.h
549 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
cpu_mf.h
8.99 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
cpufeature.h
963 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
cputime.h
805 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
crw.h
1.86 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
css_chars.h
769 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
ctl_reg.h
2.89 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
current.h
405 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
debug.h
8.1 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
delay.h
721 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
diag.h
5.94 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
dis.h
637 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
dma-mapping.h
621 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
dma.h
456 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
eadm.h
2.03 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
ebcdic.h
1.41 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
elf.h
10.36 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
exec.h
269 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
extable.h
875 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
extmem.h
804 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
facility.h
2.44 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
fcx.h
7.91 KB
01/28/2018 09:20:33 PM
rw-r--r--
📁
fpu
-
05/09/2024 07:14:16 AM
rwxr-xr-x
📄
ftrace.h
1.66 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
futex.h
2.09 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
gmap.h
4.93 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
hardirq.h
670 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
hugetlb.h
2.87 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
hw_irq.h
249 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
idals.h
5.22 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
idle.h
709 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
io.h
2.03 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
ipl.h
3.6 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
irq.h
2.55 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
irqflags.h
1.76 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
isc.h
1000 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
itcw.h
950 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
jump_label.h
1.36 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
kdebug.h
386 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
kexec.h
1.32 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
kprobes.h
2.24 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
kvm_host.h
22.24 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
kvm_para.h
5.78 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
linkage.h
633 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
livepatch.h
461 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
lowcore.h
6.29 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
mmu.h
1.19 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
mmu_context.h
3.84 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
mmzone.h
316 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
module.h
802 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
nmi.h
3.44 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
nospec-branch.h
342 bytes
06/16/2023 05:32:39 PM
rw-r--r--
📄
nospec-insn.h
3.81 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
numa.h
730 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
os_info.h
1.1 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
page-states.h
486 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
page.h
5.12 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
pci.h
6.26 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
pci_clp.h
4.25 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
pci_debug.h
608 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
pci_dma.h
5.7 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
pci_insn.h
2.59 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
pci_io.h
4.58 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
percpu.h
6.44 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
perf_event.h
2.71 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
pgalloc.h
4.32 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
pgtable.h
47.7 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
pkey.h
4.23 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
preempt.h
3.25 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
processor.h
10.42 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
ptrace.h
5.27 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
qdio.h
11.67 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
reset.h
471 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
runtime_instr.h
1.76 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
schid.h
525 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
sclp.h
3.38 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
scsw.h
24.1 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
seccomp.h
516 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
sections.h
155 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
segment.h
93 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
serial.h
147 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
set_memory.h
779 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
setup.h
4.44 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
shmparam.h
285 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
signal.h
644 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
sigp.h
1.8 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
smp.h
2.45 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
sparsemem.h
214 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
spinlock.h
3.53 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
spinlock_types.h
437 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
stp.h
1.26 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
string.h
4.5 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
switch_to.h
1.37 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
syscall.h
2.63 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
sysinfo.h
4.22 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
termios.h
685 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
thread_info.h
3.15 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
timex.h
6.15 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
tlb.h
5.71 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
tlbflush.h
3.52 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
topology.h
2.69 KB
06/16/2023 05:32:39 PM
rw-r--r--
📁
trace
-
05/09/2024 07:14:16 AM
rwxr-xr-x
📄
uaccess.h
6.57 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
unistd.h
1.03 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
uprobes.h
588 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
user.h
3.3 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
vdso.h
1.8 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
vga.h
170 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
vtime.h
182 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
vtimer.h
866 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
vx-insn.h
10.66 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
xor.h
454 bytes
01/28/2018 09:20:33 PM
rw-r--r--
Editing: bitops.h
Close
/* SPDX-License-Identifier: GPL-2.0 */ /* * Copyright IBM Corp. 1999,2013 * * Author(s): Martin Schwidefsky <schwidefsky@de.ibm.com>, * * The description below was taken in large parts from the powerpc * bitops header file: * Within a word, bits are numbered LSB first. Lot's of places make * this assumption by directly testing bits with (val & (1<<nr)). * This can cause confusion for large (> 1 word) bitmaps on a * big-endian system because, unlike little endian, the number of each * bit depends on the word size. * * The bitop functions are defined to work on unsigned longs, so the bits * end up numbered: * |63..............0|127............64|191...........128|255...........192| * * We also have special functions which work with an MSB0 encoding. * The bits are numbered: * |0..............63|64............127|128...........191|192...........255| * * The main difference is that bit 0-63 in the bit number field needs to be * reversed compared to the LSB0 encoded bit fields. This can be achieved by * XOR with 0x3f. * */ #ifndef _S390_BITOPS_H #define _S390_BITOPS_H #ifndef _LINUX_BITOPS_H #error only <linux/bitops.h> can be included directly #endif #include <linux/typecheck.h> #include <linux/compiler.h> #include <asm/atomic_ops.h> #include <asm/barrier.h> #define __BITOPS_WORDS(bits) (((bits) + BITS_PER_LONG - 1) / BITS_PER_LONG) static inline unsigned long * __bitops_word(unsigned long nr, volatile unsigned long *ptr) { unsigned long addr; addr = (unsigned long)ptr + ((nr ^ (nr & (BITS_PER_LONG - 1))) >> 3); return (unsigned long *)addr; } static inline unsigned char * __bitops_byte(unsigned long nr, volatile unsigned long *ptr) { return ((unsigned char *)ptr) + ((nr ^ (BITS_PER_LONG - 8)) >> 3); } static inline void set_bit(unsigned long nr, volatile unsigned long *ptr) { unsigned long *addr = __bitops_word(nr, ptr); unsigned long mask; #ifdef CONFIG_HAVE_MARCH_ZEC12_FEATURES if (__builtin_constant_p(nr)) { unsigned char *caddr = __bitops_byte(nr, ptr); asm volatile( "oi %0,%b1\n" : "+Q" (*caddr) : "i" (1 << (nr & 7)) : "cc", "memory"); return; } #endif mask = 1UL << (nr & (BITS_PER_LONG - 1)); __atomic64_or(mask, addr); } static inline void clear_bit(unsigned long nr, volatile unsigned long *ptr) { unsigned long *addr = __bitops_word(nr, ptr); unsigned long mask; #ifdef CONFIG_HAVE_MARCH_ZEC12_FEATURES if (__builtin_constant_p(nr)) { unsigned char *caddr = __bitops_byte(nr, ptr); asm volatile( "ni %0,%b1\n" : "+Q" (*caddr) : "i" (~(1 << (nr & 7))) : "cc", "memory"); return; } #endif mask = ~(1UL << (nr & (BITS_PER_LONG - 1))); __atomic64_and(mask, addr); } static inline void change_bit(unsigned long nr, volatile unsigned long *ptr) { unsigned long *addr = __bitops_word(nr, ptr); unsigned long mask; #ifdef CONFIG_HAVE_MARCH_ZEC12_FEATURES if (__builtin_constant_p(nr)) { unsigned char *caddr = __bitops_byte(nr, ptr); asm volatile( "xi %0,%b1\n" : "+Q" (*caddr) : "i" (1 << (nr & 7)) : "cc", "memory"); return; } #endif mask = 1UL << (nr & (BITS_PER_LONG - 1)); __atomic64_xor(mask, addr); } static inline int test_and_set_bit(unsigned long nr, volatile unsigned long *ptr) { unsigned long *addr = __bitops_word(nr, ptr); unsigned long old, mask; mask = 1UL << (nr & (BITS_PER_LONG - 1)); old = __atomic64_or_barrier(mask, addr); return (old & mask) != 0; } static inline int test_and_clear_bit(unsigned long nr, volatile unsigned long *ptr) { unsigned long *addr = __bitops_word(nr, ptr); unsigned long old, mask; mask = ~(1UL << (nr & (BITS_PER_LONG - 1))); old = __atomic64_and_barrier(mask, addr); return (old & ~mask) != 0; } static inline int test_and_change_bit(unsigned long nr, volatile unsigned long *ptr) { unsigned long *addr = __bitops_word(nr, ptr); unsigned long old, mask; mask = 1UL << (nr & (BITS_PER_LONG - 1)); old = __atomic64_xor_barrier(mask, addr); return (old & mask) != 0; } static inline void __set_bit(unsigned long nr, volatile unsigned long *ptr) { unsigned char *addr = __bitops_byte(nr, ptr); *addr |= 1 << (nr & 7); } static inline void __clear_bit(unsigned long nr, volatile unsigned long *ptr) { unsigned char *addr = __bitops_byte(nr, ptr); *addr &= ~(1 << (nr & 7)); } static inline void __change_bit(unsigned long nr, volatile unsigned long *ptr) { unsigned char *addr = __bitops_byte(nr, ptr); *addr ^= 1 << (nr & 7); } static inline int __test_and_set_bit(unsigned long nr, volatile unsigned long *ptr) { unsigned char *addr = __bitops_byte(nr, ptr); unsigned char ch; ch = *addr; *addr |= 1 << (nr & 7); return (ch >> (nr & 7)) & 1; } static inline int __test_and_clear_bit(unsigned long nr, volatile unsigned long *ptr) { unsigned char *addr = __bitops_byte(nr, ptr); unsigned char ch; ch = *addr; *addr &= ~(1 << (nr & 7)); return (ch >> (nr & 7)) & 1; } static inline int __test_and_change_bit(unsigned long nr, volatile unsigned long *ptr) { unsigned char *addr = __bitops_byte(nr, ptr); unsigned char ch; ch = *addr; *addr ^= 1 << (nr & 7); return (ch >> (nr & 7)) & 1; } static inline int test_bit(unsigned long nr, const volatile unsigned long *ptr) { const volatile unsigned char *addr; addr = ((const volatile unsigned char *)ptr); addr += (nr ^ (BITS_PER_LONG - 8)) >> 3; return (*addr >> (nr & 7)) & 1; } static inline int test_and_set_bit_lock(unsigned long nr, volatile unsigned long *ptr) { if (test_bit(nr, ptr)) return 1; return test_and_set_bit(nr, ptr); } static inline void clear_bit_unlock(unsigned long nr, volatile unsigned long *ptr) { smp_mb__before_atomic(); clear_bit(nr, ptr); } static inline void __clear_bit_unlock(unsigned long nr, volatile unsigned long *ptr) { smp_mb(); __clear_bit(nr, ptr); } /* * Functions which use MSB0 bit numbering. * The bits are numbered: * |0..............63|64............127|128...........191|192...........255| */ unsigned long find_first_bit_inv(const unsigned long *addr, unsigned long size); unsigned long find_next_bit_inv(const unsigned long *addr, unsigned long size, unsigned long offset); #define for_each_set_bit_inv(bit, addr, size) \ for ((bit) = find_first_bit_inv((addr), (size)); \ (bit) < (size); \ (bit) = find_next_bit_inv((addr), (size), (bit) + 1)) static inline void set_bit_inv(unsigned long nr, volatile unsigned long *ptr) { return set_bit(nr ^ (BITS_PER_LONG - 1), ptr); } static inline void clear_bit_inv(unsigned long nr, volatile unsigned long *ptr) { return clear_bit(nr ^ (BITS_PER_LONG - 1), ptr); } static inline void __set_bit_inv(unsigned long nr, volatile unsigned long *ptr) { return __set_bit(nr ^ (BITS_PER_LONG - 1), ptr); } static inline void __clear_bit_inv(unsigned long nr, volatile unsigned long *ptr) { return __clear_bit(nr ^ (BITS_PER_LONG - 1), ptr); } static inline int test_bit_inv(unsigned long nr, const volatile unsigned long *ptr) { return test_bit(nr ^ (BITS_PER_LONG - 1), ptr); } #ifdef CONFIG_HAVE_MARCH_Z9_109_FEATURES /** * __flogr - find leftmost one * @word - The word to search * * Returns the bit number of the most significant bit set, * where the most significant bit has bit number 0. * If no bit is set this function returns 64. */ static inline unsigned char __flogr(unsigned long word) { if (__builtin_constant_p(word)) { unsigned long bit = 0; if (!word) return 64; if (!(word & 0xffffffff00000000UL)) { word <<= 32; bit += 32; } if (!(word & 0xffff000000000000UL)) { word <<= 16; bit += 16; } if (!(word & 0xff00000000000000UL)) { word <<= 8; bit += 8; } if (!(word & 0xf000000000000000UL)) { word <<= 4; bit += 4; } if (!(word & 0xc000000000000000UL)) { word <<= 2; bit += 2; } if (!(word & 0x8000000000000000UL)) { word <<= 1; bit += 1; } return bit; } else { register unsigned long bit asm("4") = word; register unsigned long out asm("5"); asm volatile( " flogr %[bit],%[bit]\n" : [bit] "+d" (bit), [out] "=d" (out) : : "cc"); return bit; } } /** * __ffs - find first bit in word. * @word: The word to search * * Undefined if no bit exists, so code should check against 0 first. */ static inline unsigned long __ffs(unsigned long word) { return __flogr(-word & word) ^ (BITS_PER_LONG - 1); } /** * ffs - find first bit set * @word: the word to search * * This is defined the same way as the libc and * compiler builtin ffs routines (man ffs). */ static inline int ffs(int word) { unsigned long mask = 2 * BITS_PER_LONG - 1; unsigned int val = (unsigned int)word; return (1 + (__flogr(-val & val) ^ (BITS_PER_LONG - 1))) & mask; } /** * __fls - find last (most-significant) set bit in a long word * @word: the word to search * * Undefined if no set bit exists, so code should check against 0 first. */ static inline unsigned long __fls(unsigned long word) { return __flogr(word) ^ (BITS_PER_LONG - 1); } /** * fls64 - find last set bit in a 64-bit word * @word: the word to search * * This is defined in a similar way as the libc and compiler builtin * ffsll, but returns the position of the most significant set bit. * * fls64(value) returns 0 if value is 0 or the position of the last * set bit if value is nonzero. The last (most significant) bit is * at position 64. */ static inline int fls64(unsigned long word) { unsigned long mask = 2 * BITS_PER_LONG - 1; return (1 + (__flogr(word) ^ (BITS_PER_LONG - 1))) & mask; } /** * fls - find last (most-significant) bit set * @word: the word to search * * This is defined the same way as ffs. * Note fls(0) = 0, fls(1) = 1, fls(0x80000000) = 32. */ static inline int fls(int word) { return fls64((unsigned int)word); } #else /* CONFIG_HAVE_MARCH_Z9_109_FEATURES */ #include <asm-generic/bitops/__ffs.h> #include <asm-generic/bitops/ffs.h> #include <asm-generic/bitops/__fls.h> #include <asm-generic/bitops/fls.h> #include <asm-generic/bitops/fls64.h> #endif /* CONFIG_HAVE_MARCH_Z9_109_FEATURES */ #include <asm-generic/bitops/ffz.h> #include <asm-generic/bitops/find.h> #include <asm-generic/bitops/hweight.h> #include <asm-generic/bitops/sched.h> #include <asm-generic/bitops/le.h> #include <asm-generic/bitops/ext2-atomic-setbit.h> #endif /* _S390_BITOPS_H */