OXIESEC PANEL
- Current Dir:
/
/
usr
/
src
/
linux-headers-4.15.0-197
/
include
/
soc
/
tegra
Server IP: 139.59.38.164
Upload:
Create Dir:
Name
Size
Modified
Perms
📁
..
-
11/17/2022 06:42:17 AM
rwxr-xr-x
📄
ahb.h
674 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
bpmp-abi.h
50.96 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
bpmp.h
4.49 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
common.h
364 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
cpuidle.h
795 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
emc.h
551 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
flowctrl.h
2.74 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
fuse.h
1.78 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
ivc.h
3.02 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
mc.h
2.3 KB
11/01/2022 04:52:05 PM
rw-r--r--
📄
pm.h
986 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
pmc.h
5.84 KB
01/28/2018 09:20:33 PM
rw-r--r--
Editing: pm.h
Close
/* * Copyright (C) 2014 NVIDIA Corporation * * This program is free software; you can redistribute it and/or modify * it under the terms of the GNU General Public License version 2 as * published by the Free Software Foundation. */ #ifndef __SOC_TEGRA_PM_H__ #define __SOC_TEGRA_PM_H__ enum tegra_suspend_mode { TEGRA_SUSPEND_NONE = 0, TEGRA_SUSPEND_LP2, /* CPU voltage off */ TEGRA_SUSPEND_LP1, /* CPU voltage off, DRAM self-refresh */ TEGRA_SUSPEND_LP0, /* CPU + core voltage off, DRAM self-refresh */ TEGRA_MAX_SUSPEND_MODE, }; #if defined(CONFIG_PM_SLEEP) && defined(CONFIG_ARM) enum tegra_suspend_mode tegra_pm_validate_suspend_mode(enum tegra_suspend_mode mode); /* low-level resume entry point */ void tegra_resume(void); #else static inline enum tegra_suspend_mode tegra_pm_validate_suspend_mode(enum tegra_suspend_mode mode) { return TEGRA_SUSPEND_NONE; } static inline void tegra_resume(void) { } #endif /* CONFIG_PM_SLEEP */ #endif /* __SOC_TEGRA_PM_H__ */