OXIESEC PANEL
- Current Dir:
/
/
usr
/
src
/
linux-headers-4.15.0-197
/
arch
/
powerpc
/
include
/
uapi
/
asm
Server IP: 139.59.38.164
Upload:
Create Dir:
Name
Size
Modified
Perms
📁
..
-
11/17/2022 06:42:16 AM
rwxr-xr-x
📄
Kbuild
211 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
auxvec.h
1.73 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
bitsperlong.h
312 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
bootx.h
4.31 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
byteorder.h
550 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
cputable.h
2.22 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
eeh.h
2.18 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
elf.h
12.99 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
epapr_hcalls.h
4.17 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
errno.h
278 bytes
11/01/2022 04:52:05 PM
rw-r--r--
📄
fcntl.h
367 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
ioctl.h
302 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
ioctls.h
4.07 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
ipcbuf.h
1.03 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
kvm.h
22.22 KB
11/01/2022 04:52:05 PM
rw-r--r--
📄
kvm_para.h
2.73 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
mman.h
1.33 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
msgbuf.h
1.02 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
nvram.h
2.03 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
opal-prd.h
1.74 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
perf_event.h
565 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
perf_regs.h
1.2 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
posix_types.h
738 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
ps3fb.h
1.74 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
ptrace.h
7.4 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
sembuf.h
1.07 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
setup.h
203 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
shmbuf.h
1.61 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
sigcontext.h
4.28 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
siginfo.h
576 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
signal.h
3.27 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
socket.h
592 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
spu_info.h
1.48 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
stat.h
2.26 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
swab.h
602 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
termbits.h
5.1 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
termios.h
1.67 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
tm.h
734 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
types.h
1.29 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
ucontext.h
975 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
unistd.h
10.87 KB
11/01/2022 04:52:05 PM
rw-r--r--
Editing: sigcontext.h
Close
/* SPDX-License-Identifier: GPL-2.0+ WITH Linux-syscall-note */ #ifndef _ASM_POWERPC_SIGCONTEXT_H #define _ASM_POWERPC_SIGCONTEXT_H /* * This program is free software; you can redistribute it and/or * modify it under the terms of the GNU General Public License * as published by the Free Software Foundation; either version * 2 of the License, or (at your option) any later version. */ #include <linux/compiler.h> #include <asm/ptrace.h> #ifdef __powerpc64__ #include <asm/elf.h> #endif struct sigcontext { unsigned long _unused[4]; int signal; #ifdef __powerpc64__ int _pad0; #endif unsigned long handler; unsigned long oldmask; struct pt_regs __user *regs; #ifdef __powerpc64__ elf_gregset_t gp_regs; elf_fpregset_t fp_regs; /* * To maintain compatibility with current implementations the sigcontext is * extended by appending a pointer (v_regs) to a quadword type (elf_vrreg_t) * followed by an unstructured (vmx_reserve) field of 101 doublewords. This * allows the array of vector registers to be quadword aligned independent of * the alignment of the containing sigcontext or ucontext. It is the * responsibility of the code setting the sigcontext to set this pointer to * either NULL (if this processor does not support the VMX feature) or the * address of the first quadword within the allocated (vmx_reserve) area. * * The pointer (v_regs) of vector type (elf_vrreg_t) is type compatible with * an array of 34 quadword entries (elf_vrregset_t). The entries with * indexes 0-31 contain the corresponding vector registers. The entry with * index 32 contains the vscr as the last word (offset 12) within the * quadword. This allows the vscr to be stored as either a quadword (since * it must be copied via a vector register to/from storage) or as a word. * The entry with index 33 contains the vrsave as the first word (offset 0) * within the quadword. * * Part of the VSX data is stored here also by extending vmx_restore * by an additional 32 double words. Architecturally the layout of * the VSR registers and how they overlap on top of the legacy FPR and * VR registers is shown below: * * VSR doubleword 0 VSR doubleword 1 * ---------------------------------------------------------------- * VSR[0] | FPR[0] | | * ---------------------------------------------------------------- * VSR[1] | FPR[1] | | * ---------------------------------------------------------------- * | ... | | * | ... | | * ---------------------------------------------------------------- * VSR[30] | FPR[30] | | * ---------------------------------------------------------------- * VSR[31] | FPR[31] | | * ---------------------------------------------------------------- * VSR[32] | VR[0] | * ---------------------------------------------------------------- * VSR[33] | VR[1] | * ---------------------------------------------------------------- * | ... | * | ... | * ---------------------------------------------------------------- * VSR[62] | VR[30] | * ---------------------------------------------------------------- * VSR[63] | VR[31] | * ---------------------------------------------------------------- * * FPR/VSR 0-31 doubleword 0 is stored in fp_regs, and VMX/VSR 32-63 * is stored at the start of vmx_reserve. vmx_reserve is extended for * backwards compatility to store VSR 0-31 doubleword 1 after the VMX * registers and vscr/vrsave. */ elf_vrreg_t __user *v_regs; long vmx_reserve[ELF_NVRREG + ELF_NVRREG + 1 + 32]; #endif }; #endif /* _ASM_POWERPC_SIGCONTEXT_H */