OXIESEC PANEL
- Current Dir:
/
/
usr
/
src
/
linux-headers-4.15.0-197
/
arch
/
powerpc
/
include
/
uapi
/
asm
Server IP: 139.59.38.164
Upload:
Create Dir:
Name
Size
Modified
Perms
📁
..
-
11/17/2022 06:42:16 AM
rwxr-xr-x
📄
Kbuild
211 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
auxvec.h
1.73 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
bitsperlong.h
312 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
bootx.h
4.31 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
byteorder.h
550 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
cputable.h
2.22 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
eeh.h
2.18 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
elf.h
12.99 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
epapr_hcalls.h
4.17 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
errno.h
278 bytes
11/01/2022 04:52:05 PM
rw-r--r--
📄
fcntl.h
367 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
ioctl.h
302 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
ioctls.h
4.07 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
ipcbuf.h
1.03 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
kvm.h
22.22 KB
11/01/2022 04:52:05 PM
rw-r--r--
📄
kvm_para.h
2.73 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
mman.h
1.33 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
msgbuf.h
1.02 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
nvram.h
2.03 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
opal-prd.h
1.74 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
perf_event.h
565 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
perf_regs.h
1.2 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
posix_types.h
738 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
ps3fb.h
1.74 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
ptrace.h
7.4 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
sembuf.h
1.07 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
setup.h
203 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
shmbuf.h
1.61 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
sigcontext.h
4.28 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
siginfo.h
576 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
signal.h
3.27 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
socket.h
592 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
spu_info.h
1.48 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
stat.h
2.26 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
swab.h
602 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
termbits.h
5.1 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
termios.h
1.67 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
tm.h
734 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
types.h
1.29 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
ucontext.h
975 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
unistd.h
10.87 KB
11/01/2022 04:52:05 PM
rw-r--r--
Editing: auxvec.h
Close
/* SPDX-License-Identifier: GPL-2.0 WITH Linux-syscall-note */ #ifndef _ASM_POWERPC_AUXVEC_H #define _ASM_POWERPC_AUXVEC_H /* * We need to put in some extra aux table entries to tell glibc what * the cache block size is, so it can use the dcbz instruction safely. */ #define AT_DCACHEBSIZE 19 #define AT_ICACHEBSIZE 20 #define AT_UCACHEBSIZE 21 /* A special ignored type value for PPC, for glibc compatibility. */ #define AT_IGNOREPPC 22 /* The vDSO location. We have to use the same value as x86 for glibc's * sake :-) */ #define AT_SYSINFO_EHDR 33 /* * AT_*CACHEBSIZE above represent the cache *block* size which is * the size that is affected by the cache management instructions. * * It doesn't nececssarily matches the cache *line* size which is * more of a performance tuning hint. Additionally the latter can * be different for the different cache levels. * * The set of entries below represent more extensive information * about the caches, in the form of two entry per cache type, * one entry containing the cache size in bytes, and the other * containing the cache line size in bytes in the bottom 16 bits * and the cache associativity in the next 16 bits. * * The associativity is such that if N is the 16-bit value, the * cache is N way set associative. A value if 0xffff means fully * associative, a value of 1 means directly mapped. * * For all these fields, a value of 0 means that the information * is not known. */ #define AT_L1I_CACHESIZE 40 #define AT_L1I_CACHEGEOMETRY 41 #define AT_L1D_CACHESIZE 42 #define AT_L1D_CACHEGEOMETRY 43 #define AT_L2_CACHESIZE 44 #define AT_L2_CACHEGEOMETRY 45 #define AT_L3_CACHESIZE 46 #define AT_L3_CACHEGEOMETRY 47 #define AT_VECTOR_SIZE_ARCH 14 /* entries in ARCH_DLINFO */ #endif