OXIESEC PANEL
- Current Dir:
/
/
usr
/
src
/
linux-headers-4.15.0-197
/
arch
/
frv
/
include
/
asm
Server IP: 139.59.38.164
Upload:
Create Dir:
Name
Size
Modified
Perms
📁
..
-
11/17/2022 06:42:15 AM
rwxr-xr-x
📄
Kbuild
290 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
asm-offsets.h
35 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
atomic.h
4.97 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
atomic_defs.h
4.66 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
ax88796.h
751 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
barrier.h
720 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
bitops.h
7.12 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
bug.h
1.36 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
bugs.h
445 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
busctl-regs.h
2.02 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
cache.h
727 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
cacheflush.h
3.05 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
checksum.h
4.53 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
cmpxchg.h
4.56 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
cpu-irqs.h
2.59 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
current.h
685 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
delay.h
1.28 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
div64.h
31 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
dm9000.h
1.12 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
dma-mapping.h
448 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
dma.h
3.63 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
elf.h
5.18 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
emergency-restart.h
149 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
fpu.h
261 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
ftrace.h
12 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
futex.h
416 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
gdb-stub.h
4.47 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
gpio-regs.h
3.64 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
hardirq.h
666 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
highmem.h
4.09 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
hw_irq.h
484 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
io.h
9.75 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
irc-regs.h
1.78 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
irq.h
760 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
irq_regs.h
764 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
irqflags.h
3.71 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
kdebug.h
32 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
kmap_types.h
123 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
linkage.h
114 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
local.h
140 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
local64.h
33 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
math-emu.h
6.38 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
mb-regs.h
6.94 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
mb86943a.h
1.84 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
mb93091-fpga-irqs.h
1.06 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
mb93093-fpga-irqs.h
789 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
mb93493-irqs.h
1.69 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
mb93493-regs.h
12.46 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
mem-layout.h
2.21 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
mmu.h
1.26 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
mmu_context.h
1.38 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
module.h
617 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
page.h
2.08 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
pci.h
1.23 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
percpu.h
147 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
perf_event.h
487 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
pgalloc.h
1.87 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
pgtable.h
16.02 KB
11/01/2022 04:52:05 PM
rw-r--r--
📄
processor.h
2.85 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
ptrace.h
1.2 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
sections.h
1.1 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
segment.h
1.08 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
serial-regs.h
1.63 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
serial.h
308 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
setup.h
641 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
shmparam.h
183 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
signal.h
141 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
smp.h
139 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
spinlock.h
516 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
spr-regs.h
17.93 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
string.h
1.36 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
switch_to.h
1.07 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
syscall.h
2.73 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
termios.h
425 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
thread_info.h
3.48 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
timer-regs.h
3.63 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
timex.h
720 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
tlb.h
615 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
tlbflush.h
1.88 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
topology.h
229 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
types.h
595 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
uaccess.h
6.79 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
ucontext.h
281 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
unaligned.h
694 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
unistd.h
928 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
user.h
3.29 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
vga.h
464 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
virtconvert.h
1.09 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
xor.h
29 bytes
01/28/2018 09:20:33 PM
rw-r--r--
Editing: gpio-regs.h
Close
/* gpio-regs.h: on-chip general purpose I/O registers * * Copyright (C) 2003 Red Hat, Inc. All Rights Reserved. * Written by David Howells (dhowells@redhat.com) * * This program is free software; you can redistribute it and/or * modify it under the terms of the GNU General Public License * as published by the Free Software Foundation; either version * 2 of the License, or (at your option) any later version. */ #ifndef _ASM_GPIO_REGS #define _ASM_GPIO_REGS #define __reg(ADDR) (*(volatile unsigned long *)(ADDR)) #define __get_PDR() ({ __reg(0xfeff0400); }) #define __set_PDR(V) do { __reg(0xfeff0400) = (V); mb(); } while(0) #define __get_GPDR() ({ __reg(0xfeff0408); }) #define __set_GPDR(V) do { __reg(0xfeff0408) = (V); mb(); } while(0) #define __get_SIR() ({ __reg(0xfeff0410); }) #define __set_SIR(V) do { __reg(0xfeff0410) = (V); mb(); } while(0) #define __get_SOR() ({ __reg(0xfeff0418); }) #define __set_SOR(V) do { __reg(0xfeff0418) = (V); mb(); } while(0) #define __set_PDSR(V) do { __reg(0xfeff0420) = (V); mb(); } while(0) #define __set_PDCR(V) do { __reg(0xfeff0428) = (V); mb(); } while(0) #define __get_RSTR() ({ __reg(0xfeff0500); }) #define __set_RSTR(V) do { __reg(0xfeff0500) = (V); mb(); } while(0) /* PDR definitions */ #define PDR_GPIO_DATA(X) (1 << (X)) /* GPDR definitions */ #define GPDR_INPUT 0 #define GPDR_OUTPUT 1 #define GPDR_DREQ0_BIT 0x00001000 #define GPDR_DREQ1_BIT 0x00008000 #define GPDR_DREQ2_BIT 0x00040000 #define GPDR_DREQ3_BIT 0x00080000 #define GPDR_DREQ4_BIT 0x00004000 #define GPDR_DREQ5_BIT 0x00020000 #define GPDR_DREQ6_BIT 0x00100000 #define GPDR_DREQ7_BIT 0x00200000 #define GPDR_DACK0_BIT 0x00002000 #define GPDR_DACK1_BIT 0x00010000 #define GPDR_DACK2_BIT 0x00100000 #define GPDR_DACK3_BIT 0x00200000 #define GPDR_DONE0_BIT 0x00004000 #define GPDR_DONE1_BIT 0x00020000 #define GPDR_GPIO_DIR(X,D) ((D) << (X)) /* SIR definitions */ #define SIR_GPIO_INPUT 0 #define SIR_DREQ7_INPUT 0x00200000 #define SIR_DREQ6_INPUT 0x00100000 #define SIR_DREQ3_INPUT 0x00080000 #define SIR_DREQ2_INPUT 0x00040000 #define SIR_DREQ5_INPUT 0x00020000 #define SIR_DREQ1_INPUT 0x00008000 #define SIR_DREQ4_INPUT 0x00004000 #define SIR_DREQ0_INPUT 0x00001000 #define SIR_RXD1_INPUT 0x00000400 #define SIR_CTS0_INPUT 0x00000100 #define SIR_RXD0_INPUT 0x00000040 #define SIR_GATE1_INPUT 0x00000020 #define SIR_GATE0_INPUT 0x00000010 #define SIR_IRQ3_INPUT 0x00000008 #define SIR_IRQ2_INPUT 0x00000004 #define SIR_IRQ1_INPUT 0x00000002 #define SIR_IRQ0_INPUT 0x00000001 #define SIR_DREQ_BITS (SIR_DREQ0_INPUT | SIR_DREQ1_INPUT | \ SIR_DREQ2_INPUT | SIR_DREQ3_INPUT | \ SIR_DREQ4_INPUT | SIR_DREQ5_INPUT | \ SIR_DREQ6_INPUT | SIR_DREQ7_INPUT) /* SOR definitions */ #define SOR_GPIO_OUTPUT 0 #define SOR_DACK3_OUTPUT 0x00200000 #define SOR_DACK2_OUTPUT 0x00100000 #define SOR_DONE1_OUTPUT 0x00020000 #define SOR_DACK1_OUTPUT 0x00010000 #define SOR_DONE0_OUTPUT 0x00004000 #define SOR_DACK0_OUTPUT 0x00002000 #define SOR_TXD1_OUTPUT 0x00000800 #define SOR_RTS0_OUTPUT 0x00000200 #define SOR_TXD0_OUTPUT 0x00000080 #define SOR_TOUT1_OUTPUT 0x00000020 #define SOR_TOUT0_OUTPUT 0x00000010 #define SOR_DONE_BITS (SOR_DONE0_OUTPUT | SOR_DONE1_OUTPUT) #define SOR_DACK_BITS (SOR_DACK0_OUTPUT | SOR_DACK1_OUTPUT | \ SOR_DACK2_OUTPUT | SOR_DACK3_OUTPUT) /* PDSR definitions */ #define PDSR_UNCHANGED 0 #define PDSR_SET_BIT(X) (1 << (X)) /* PDCR definitions */ #define PDCR_UNCHANGED 0 #define PDCR_CLEAR_BIT(X) (1 << (X)) /* RSTR definitions */ /* Read Only */ #define RSTR_POWERON 0x00000400 #define RSTR_SOFTRESET_STATUS 0x00000100 /* Write Only */ #define RSTR_SOFTRESET 0x00000001 #endif /* _ASM_GPIO_REGS */