OXIESEC PANEL
- Current Dir:
/
/
usr
/
src
/
linux-headers-4.15.0-213
/
include
/
linux
/
mfd
Server IP: 139.59.38.164
Upload:
Create Dir:
Name
Size
Modified
Perms
📁
..
-
05/09/2024 07:14:16 AM
rwxr-xr-x
📄
88pm80x.h
9.99 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
88pm860x.h
13.33 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
aat2870.h
4.54 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
ab3100.h
4.16 KB
01/28/2018 09:20:33 PM
rw-r--r--
📁
abx500
-
05/09/2024 07:14:16 AM
rwxr-xr-x
📄
abx500.h
11.72 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
ac100.h
6.12 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
adp5520.h
8.3 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
altera-a10sr.h
3.42 KB
01/28/2018 09:20:33 PM
rw-r--r--
📁
arizona
-
05/09/2024 07:14:16 AM
rwxr-xr-x
📄
as3711.h
2.9 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
as3722.h
15.11 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
asic3.h
12.22 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
atmel-hlcdc.h
2.57 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
axp20x.h
16.91 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
bcm590xx.h
831 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
bd9571mwv.h
3.37 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
core.h
4.03 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
cros_ec.h
10.37 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
cros_ec_commands.h
84.45 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
cros_ec_lpc_mec.h
2.77 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
cros_ec_lpc_reg.h
1.9 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
da8xx-cfgchip.h
7.33 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
da903x.h
7.05 KB
01/28/2018 09:20:33 PM
rw-r--r--
📁
da9052
-
05/09/2024 07:14:16 AM
rwxr-xr-x
📁
da9055
-
05/09/2024 07:14:16 AM
rwxr-xr-x
📁
da9062
-
05/09/2024 07:14:16 AM
rwxr-xr-x
📁
da9063
-
05/09/2024 07:14:16 AM
rwxr-xr-x
📁
da9150
-
05/09/2024 07:14:16 AM
rwxr-xr-x
📄
davinci_voicecodec.h
3.25 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
db8500-prcmu.h
21.68 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
dbx500-prcmu.h
14.34 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
dln2.h
3.53 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
dm355evm_msp.h
2.81 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
ds1wm.h
817 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
ezx-pcap.h
7.75 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
hi6421-pmic.h
1.3 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
hi655x-pmic.h
2.03 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
htc-pasic3.h
1.2 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
imx25-tsadc.h
4.86 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
intel_msic.h
15.99 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
intel_soc_pmic.h
1.17 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
intel_soc_pmic_bxtwc.h
2 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
ipaq-micro.h
3.66 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
janz.h
1.03 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
kempld.h
4.16 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
lm3533.h
2.59 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
lp3943.h
2.68 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
lp873x.h
8.69 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
lp87565.h
7.68 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
lp8788-isink.h
1.19 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
lp8788.h
8.84 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
lpc_ich.h
1.23 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
max14577-private.h
15.86 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
max14577.h
2.68 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
max77620.h
10.87 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
max77686-private.h
13.21 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
max77686.h
2.65 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
max77693-common.h
1.27 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
max77693-private.h
17.95 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
max77693.h
2.24 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
max77843-private.h
15.43 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
max8907.h
7.52 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
max8925.h
7.18 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
max8997-private.h
12.43 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
max8997.h
6.04 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
max8998-private.h
5.01 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
max8998.h
3.56 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
mc13783.h
2.83 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
mc13892.h
938 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
mc13xxx.h
7.65 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
mcp.h
1.77 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
menelaus.h
1.25 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
motorola-cpcap.h
12.5 KB
01/28/2018 09:20:33 PM
rw-r--r--
📁
mt6323
-
05/09/2024 07:14:16 AM
rwxr-xr-x
📁
mt6397
-
05/09/2024 07:14:16 AM
rwxr-xr-x
📄
mxs-lradc.h
6.05 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
palmas.h
149.07 KB
06/16/2023 05:32:39 PM
rw-r--r--
📁
pcf50633
-
05/09/2024 07:14:16 AM
rwxr-xr-x
📄
qcom_rpm.h
293 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
rc5t583.h
9.82 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
rdc321x.h
591 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
retu.h
723 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
rk808.h
12.51 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
rn5t618.h
7.34 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
rt5033-private.h
7.84 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
rt5033.h
1.21 KB
01/28/2018 09:20:33 PM
rw-r--r--
📁
samsung
-
05/09/2024 07:14:16 AM
rwxr-xr-x
📄
si476x-core.h
15.24 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
si476x-platform.h
6.45 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
si476x-reports.h
4.89 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
sky81452.h
990 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
smsc.h
2.85 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
sta2x11-mfd.h
18.72 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
stm32-lptimer.h
1.81 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
stm32-timers.h
3.07 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
stmpe.h
3.38 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
stw481x.h
1.41 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
sun4i-gpadc.h
3.62 KB
01/28/2018 09:20:33 PM
rw-r--r--
📁
syscon
-
05/09/2024 07:14:16 AM
rwxr-xr-x
📄
syscon.h
1.41 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
t7l66xb.h
771 bytes
06/16/2023 05:32:39 PM
rw-r--r--
📄
tc3589x.h
3.91 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
tc6387xb.h
516 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
tc6393xb.h
1.51 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
ti-lmu-register.h
7.43 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
ti-lmu.h
1.78 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
ti_am335x_tscadc.h
5.72 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
tmio.h
4.6 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
tps6105x.h
3.03 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
tps65010.h
6.53 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
tps6507x.h
4.94 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
tps65086.h
3.5 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
tps65090.h
4.35 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
tps65217.h
8.24 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
tps65218.h
7.84 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
tps6586x.h
2.71 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
tps65910.h
30.59 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
tps65912.h
9.91 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
tps68470.h
3.33 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
tps80031.h
19.59 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
twl.h
25.58 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
twl4030-audio.h
8.54 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
twl6040.h
7.16 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
ucb1x00.h
6.57 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
viperboard.h
2.95 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
wl1273-core.h
8.3 KB
01/28/2018 09:20:33 PM
rw-r--r--
📁
wm831x
-
05/09/2024 07:14:16 AM
rwxr-xr-x
📁
wm8350
-
05/09/2024 07:14:16 AM
rwxr-xr-x
📄
wm8400-audio.h
69.8 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
wm8400-private.h
57.98 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
wm8400.h
1.18 KB
01/28/2018 09:20:33 PM
rw-r--r--
📁
wm8994
-
05/09/2024 07:14:16 AM
rwxr-xr-x
📄
wm97xx.h
576 bytes
01/28/2018 09:20:33 PM
rw-r--r--
Editing: si476x-platform.h
Close
/* * include/media/si476x-platform.h -- Platform data specific definitions * * Copyright (C) 2013 Andrey Smirnov * * Author: Andrey Smirnov <andrew.smirnov@gmail.com> * * This program is free software; you can redistribute it and/or modify * it under the terms of the GNU General Public License as published by * the Free Software Foundation; version 2 of the License. * * This program is distributed in the hope that it will be useful, but * WITHOUT ANY WARRANTY; without even the implied warranty of * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU * General Public License for more details. * */ #ifndef __SI476X_PLATFORM_H__ #define __SI476X_PLATFORM_H__ /* It is possible to select one of the four adresses using pins A0 * and A1 on SI476x */ #define SI476X_I2C_ADDR_1 0x60 #define SI476X_I2C_ADDR_2 0x61 #define SI476X_I2C_ADDR_3 0x62 #define SI476X_I2C_ADDR_4 0x63 enum si476x_iqclk_config { SI476X_IQCLK_NOOP = 0, SI476X_IQCLK_TRISTATE = 1, SI476X_IQCLK_IQ = 21, }; enum si476x_iqfs_config { SI476X_IQFS_NOOP = 0, SI476X_IQFS_TRISTATE = 1, SI476X_IQFS_IQ = 21, }; enum si476x_iout_config { SI476X_IOUT_NOOP = 0, SI476X_IOUT_TRISTATE = 1, SI476X_IOUT_OUTPUT = 22, }; enum si476x_qout_config { SI476X_QOUT_NOOP = 0, SI476X_QOUT_TRISTATE = 1, SI476X_QOUT_OUTPUT = 22, }; enum si476x_dclk_config { SI476X_DCLK_NOOP = 0, SI476X_DCLK_TRISTATE = 1, SI476X_DCLK_DAUDIO = 10, }; enum si476x_dfs_config { SI476X_DFS_NOOP = 0, SI476X_DFS_TRISTATE = 1, SI476X_DFS_DAUDIO = 10, }; enum si476x_dout_config { SI476X_DOUT_NOOP = 0, SI476X_DOUT_TRISTATE = 1, SI476X_DOUT_I2S_OUTPUT = 12, SI476X_DOUT_I2S_INPUT = 13, }; enum si476x_xout_config { SI476X_XOUT_NOOP = 0, SI476X_XOUT_TRISTATE = 1, SI476X_XOUT_I2S_INPUT = 13, SI476X_XOUT_MODE_SELECT = 23, }; enum si476x_icin_config { SI476X_ICIN_NOOP = 0, SI476X_ICIN_TRISTATE = 1, SI476X_ICIN_GPO1_HIGH = 2, SI476X_ICIN_GPO1_LOW = 3, SI476X_ICIN_IC_LINK = 30, }; enum si476x_icip_config { SI476X_ICIP_NOOP = 0, SI476X_ICIP_TRISTATE = 1, SI476X_ICIP_GPO2_HIGH = 2, SI476X_ICIP_GPO2_LOW = 3, SI476X_ICIP_IC_LINK = 30, }; enum si476x_icon_config { SI476X_ICON_NOOP = 0, SI476X_ICON_TRISTATE = 1, SI476X_ICON_I2S = 10, SI476X_ICON_IC_LINK = 30, }; enum si476x_icop_config { SI476X_ICOP_NOOP = 0, SI476X_ICOP_TRISTATE = 1, SI476X_ICOP_I2S = 10, SI476X_ICOP_IC_LINK = 30, }; enum si476x_lrout_config { SI476X_LROUT_NOOP = 0, SI476X_LROUT_TRISTATE = 1, SI476X_LROUT_AUDIO = 2, SI476X_LROUT_MPX = 3, }; enum si476x_intb_config { SI476X_INTB_NOOP = 0, SI476X_INTB_TRISTATE = 1, SI476X_INTB_DAUDIO = 10, SI476X_INTB_IRQ = 40, }; enum si476x_a1_config { SI476X_A1_NOOP = 0, SI476X_A1_TRISTATE = 1, SI476X_A1_IRQ = 40, }; struct si476x_pinmux { enum si476x_dclk_config dclk; enum si476x_dfs_config dfs; enum si476x_dout_config dout; enum si476x_xout_config xout; enum si476x_iqclk_config iqclk; enum si476x_iqfs_config iqfs; enum si476x_iout_config iout; enum si476x_qout_config qout; enum si476x_icin_config icin; enum si476x_icip_config icip; enum si476x_icon_config icon; enum si476x_icop_config icop; enum si476x_lrout_config lrout; enum si476x_intb_config intb; enum si476x_a1_config a1; }; enum si476x_ibias6x { SI476X_IBIAS6X_OTHER = 0, SI476X_IBIAS6X_RCVR1_NON_4MHZ_CLK = 1, }; enum si476x_xstart { SI476X_XSTART_MULTIPLE_TUNER = 0x11, SI476X_XSTART_NORMAL = 0x77, }; enum si476x_freq { SI476X_FREQ_4_MHZ = 0, SI476X_FREQ_37P209375_MHZ = 1, SI476X_FREQ_36P4_MHZ = 2, SI476X_FREQ_37P8_MHZ = 3, }; enum si476x_xmode { SI476X_XMODE_CRYSTAL_RCVR1 = 1, SI476X_XMODE_EXT_CLOCK = 2, SI476X_XMODE_CRYSTAL_RCVR2_3 = 3, }; enum si476x_xbiashc { SI476X_XBIASHC_SINGLE_RECEIVER = 0, SI476X_XBIASHC_MULTIPLE_RECEIVER = 1, }; enum si476x_xbias { SI476X_XBIAS_RCVR2_3 = 0, SI476X_XBIAS_4MHZ_RCVR1 = 3, SI476X_XBIAS_RCVR1 = 7, }; enum si476x_func { SI476X_FUNC_BOOTLOADER = 0, SI476X_FUNC_FM_RECEIVER = 1, SI476X_FUNC_AM_RECEIVER = 2, SI476X_FUNC_WB_RECEIVER = 3, }; /** * @xcload: Selects the amount of additional on-chip capacitance to * be connected between XTAL1 and gnd and between XTAL2 and * GND. One half of the capacitance value shown here is the * additional load capacitance presented to the xtal. The * minimum step size is 0.277 pF. Recommended value is 0x28 * but it will be layout dependent. Range is 0–0x3F i.e. * (0–16.33 pF) * @ctsien: enable CTSINT(interrupt request when CTS condition * arises) when set * @intsel: when set A1 pin becomes the interrupt pin; otherwise, * INTB is the interrupt pin * @func: selects the boot function of the device. I.e. * SI476X_BOOTLOADER - Boot loader * SI476X_FM_RECEIVER - FM receiver * SI476X_AM_RECEIVER - AM receiver * SI476X_WB_RECEIVER - Weatherband receiver * @freq: oscillator's crystal frequency: * SI476X_XTAL_37P209375_MHZ - 37.209375 Mhz * SI476X_XTAL_36P4_MHZ - 36.4 Mhz * SI476X_XTAL_37P8_MHZ - 37.8 Mhz */ struct si476x_power_up_args { enum si476x_ibias6x ibias6x; enum si476x_xstart xstart; u8 xcload; bool fastboot; enum si476x_xbiashc xbiashc; enum si476x_xbias xbias; enum si476x_func func; enum si476x_freq freq; enum si476x_xmode xmode; }; /** * enum si476x_phase_diversity_mode - possbile phase diversity modes * for SI4764/5/6/7 chips. * * @SI476X_PHDIV_DISABLED: Phase diversity feature is * disabled. * @SI476X_PHDIV_PRIMARY_COMBINING: Tuner works as a primary tuner * in combination with a * secondary one. * @SI476X_PHDIV_PRIMARY_ANTENNA: Tuner works as a primary tuner * using only its own antenna. * @SI476X_PHDIV_SECONDARY_ANTENNA: Tuner works as a primary tuner * usning seconary tuner's antenna. * @SI476X_PHDIV_SECONDARY_COMBINING: Tuner works as a secondary * tuner in combination with the * primary one. */ enum si476x_phase_diversity_mode { SI476X_PHDIV_DISABLED = 0, SI476X_PHDIV_PRIMARY_COMBINING = 1, SI476X_PHDIV_PRIMARY_ANTENNA = 2, SI476X_PHDIV_SECONDARY_ANTENNA = 3, SI476X_PHDIV_SECONDARY_COMBINING = 5, }; /* * Platform dependent definition */ struct si476x_platform_data { int gpio_reset; /* < 0 if not used */ struct si476x_power_up_args power_up_parameters; enum si476x_phase_diversity_mode diversity_mode; struct si476x_pinmux pinmux; }; #endif /* __SI476X_PLATFORM_H__ */