OXIESEC PANEL
- Current Dir:
/
/
usr
/
src
/
linux-headers-4.15.0-213
/
arch
/
nios2
/
include
/
asm
Server IP: 139.59.38.164
Upload:
Create Dir:
Name
Size
Modified
Perms
📁
..
-
05/09/2024 07:14:13 AM
rwxr-xr-x
📄
Kbuild
958 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
asm-macros.h
6.71 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
asm-offsets.h
813 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
cache.h
1.14 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
cacheflush.h
1.91 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
checksum.h
2.03 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
cpuinfo.h
1.42 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
delay.h
547 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
dma-mapping.h
547 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
elf.h
3.2 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
entry.h
2.6 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
io.h
1.72 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
irq.h
907 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
irqflags.h
1.75 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
kgdb.h
1.88 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
linkage.h
809 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
mmu.h
445 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
mmu_context.h
1.69 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
page.h
3.08 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
pgalloc.h
1.86 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
pgtable-bits.h
1.05 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
pgtable.h
7.99 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
processor.h
2.18 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
ptrace.h
2.29 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
registers.h
2.15 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
setup.h
1.04 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
shmparam.h
804 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
string.h
618 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
switch_to.h
866 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
syscall.h
2.6 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
syscalls.h
883 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
thread_info.h
3.37 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
timex.h
912 bytes
06/16/2023 05:32:39 PM
rw-r--r--
📄
tlb.h
963 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
tlbflush.h
1.56 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
traps.h
514 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
uaccess.h
5.18 KB
01/28/2018 09:20:33 PM
rw-r--r--
Editing: cacheflush.h
Close
/* * Copyright (C) 2003 Microtronix Datacom Ltd. * Copyright (C) 2000-2002 Greg Ungerer <gerg@snapgear.com> * * This file is subject to the terms and conditions of the GNU General Public * License. See the file "COPYING" in the main directory of this archive * for more details. */ #ifndef _ASM_NIOS2_CACHEFLUSH_H #define _ASM_NIOS2_CACHEFLUSH_H #include <linux/mm_types.h> /* * This flag is used to indicate that the page pointed to by a pte is clean * and does not require cleaning before returning it to the user. */ #define PG_dcache_clean PG_arch_1 struct mm_struct; extern void flush_cache_all(void); extern void flush_cache_mm(struct mm_struct *mm); extern void flush_cache_dup_mm(struct mm_struct *mm); extern void flush_cache_range(struct vm_area_struct *vma, unsigned long start, unsigned long end); extern void flush_cache_page(struct vm_area_struct *vma, unsigned long vmaddr, unsigned long pfn); #define ARCH_IMPLEMENTS_FLUSH_DCACHE_PAGE 1 extern void flush_dcache_page(struct page *page); extern void flush_icache_range(unsigned long start, unsigned long end); extern void flush_icache_page(struct vm_area_struct *vma, struct page *page); #define flush_cache_vmap(start, end) flush_dcache_range(start, end) #define flush_cache_vunmap(start, end) flush_dcache_range(start, end) extern void copy_to_user_page(struct vm_area_struct *vma, struct page *page, unsigned long user_vaddr, void *dst, void *src, int len); extern void copy_from_user_page(struct vm_area_struct *vma, struct page *page, unsigned long user_vaddr, void *dst, void *src, int len); extern void flush_dcache_range(unsigned long start, unsigned long end); extern void invalidate_dcache_range(unsigned long start, unsigned long end); #define flush_dcache_mmap_lock(mapping) \ spin_lock_irq(&(mapping)->tree_lock) #define flush_dcache_mmap_unlock(mapping) \ spin_unlock_irq(&(mapping)->tree_lock) #endif /* _ASM_NIOS2_CACHEFLUSH_H */