OXIESEC PANEL
- Current Dir:
/
/
usr
/
src
/
linux-headers-4.15.0-213
/
arch
/
microblaze
/
include
/
asm
Server IP: 139.59.38.164
Upload:
Create Dir:
Name
Size
Modified
Perms
📁
..
-
05/09/2024 07:14:12 AM
rwxr-xr-x
📄
Kbuild
742 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
asm-compat.h
518 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
asm-offsets.h
35 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
atomic.h
626 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
cache.h
644 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
cacheflush.h
4.12 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
checksum.h
942 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
cmpxchg.h
919 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
cpuinfo.h
2.13 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
cputable.h
1 byte
01/28/2018 09:20:33 PM
rw-r--r--
📄
current.h
850 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
delay.h
2.26 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
dma-mapping.h
765 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
dma.h
706 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
elf.h
738 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
entry.h
1.13 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
exceptions.h
2.08 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
fixmap.h
1.96 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
flat.h
2.26 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
ftrace.h
641 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
futex.h
2.13 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
hash.h
2.37 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
highmem.h
2.2 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
hw_irq.h
1 byte
01/28/2018 09:20:33 PM
rw-r--r--
📄
io.h
2.05 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
irq.h
538 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
irqflags.h
2.6 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
kgdb.h
739 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
mmu.h
4.19 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
mmu_context.h
141 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
mmu_context_mm.h
3.91 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
module.h
840 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
page.h
6.11 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
pci-bridge.h
4.57 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
pci.h
2.47 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
pgalloc.h
4.74 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
pgtable.h
17.66 KB
06/16/2023 05:32:39 PM
rw-r--r--
📄
processor.h
4.11 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
prom.h
713 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
ptrace.h
727 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
pvr.h
8.72 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
registers.h
1.65 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
seccomp.h
256 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
sections.h
637 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
setup.h
1.37 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
string.h
630 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
switch_to.h
629 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
syscall.h
2.26 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
thread_info.h
4.01 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
timex.h
402 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
tlb.h
714 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
tlbflush.h
2.04 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
uaccess.h
9.98 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
unaligned.h
871 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
unistd.h
1.19 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
unwind.h
719 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
user.h
1 byte
01/28/2018 09:20:33 PM
rw-r--r--
Editing: cpuinfo.h
Close
/* * Generic support for queying CPU info * * Copyright (C) 2007-2009 Michal Simek <monstr@monstr.eu> * Copyright (C) 2007-2009 PetaLogix * Copyright (C) 2007 John Williams <jwilliams@itee.uq.edu.au> * * This file is subject to the terms and conditions of the GNU General * Public License. See the file COPYING in the main directory of this * archive for more details. */ #ifndef _ASM_MICROBLAZE_CPUINFO_H #define _ASM_MICROBLAZE_CPUINFO_H #include <asm/prom.h> /* CPU Version and FPGA Family code conversion table type */ struct cpu_ver_key { const char *s; const unsigned k; }; extern const struct cpu_ver_key cpu_ver_lookup[]; struct family_string_key { const char *s; const unsigned k; }; extern const struct family_string_key family_string_lookup[]; struct cpuinfo { /* Core CPU configuration */ u32 use_instr; u32 use_mult; u32 use_fpu; u32 use_exc; u32 ver_code; u32 mmu; u32 mmu_privins; u32 endian; /* CPU caches */ u32 use_icache; u32 icache_tagbits; u32 icache_write; u32 icache_line_length; u32 icache_size; unsigned long icache_base; unsigned long icache_high; u32 use_dcache; u32 dcache_tagbits; u32 dcache_write; u32 dcache_line_length; u32 dcache_size; u32 dcache_wb; unsigned long dcache_base; unsigned long dcache_high; /* Bus connections */ u32 use_dopb; u32 use_iopb; u32 use_dlmb; u32 use_ilmb; u32 num_fsl; /* CPU interrupt line info */ u32 irq_edge; u32 irq_positive; u32 area_optimised; /* HW debug support */ u32 hw_debug; u32 num_pc_brk; u32 num_rd_brk; u32 num_wr_brk; u32 cpu_clock_freq; /* store real freq of cpu */ /* FPGA family */ u32 fpga_family_code; /* User define */ u32 pvr_user1; u32 pvr_user2; }; extern struct cpuinfo cpuinfo; /* fwd declarations of the various CPUinfo populators */ void setup_cpuinfo(void); void setup_cpuinfo_clk(void); void set_cpuinfo_static(struct cpuinfo *ci, struct device_node *cpu); void set_cpuinfo_pvr_full(struct cpuinfo *ci, struct device_node *cpu); static inline unsigned int fcpu(struct device_node *cpu, char *n) { u32 val = 0; of_property_read_u32(cpu, n, &val); return val; } #endif /* _ASM_MICROBLAZE_CPUINFO_H */