OXIESEC PANEL
- Current Dir:
/
/
usr
/
src
/
linux-headers-4.15.0-213
/
arch
/
m32r
/
include
/
asm
Server IP: 139.59.38.164
Upload:
Create Dir:
Name
Size
Modified
Perms
📁
..
-
05/09/2024 07:14:12 AM
rwxr-xr-x
📄
Kbuild
318 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
addrspace.h
1.67 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
asm-offsets.h
35 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
assembler.h
4.2 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
atomic.h
6.29 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
barrier.h
506 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
bitops.h
6.23 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
bug.h
115 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
bugs.h
410 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
cache.h
222 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
cachectl.h
739 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
cacheflush.h
3.2 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
checksum.h
4.83 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
cmpxchg.h
4.86 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
dcache_clear.h
1.01 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
delay.h
31 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
device.h
148 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
div64.h
31 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
dma-mapping.h
570 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
dma.h
281 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
elf.h
3.64 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
emergency-restart.h
188 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
fb.h
414 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
flat.h
4.2 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
ftrace.h
12 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
futex.h
82 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
hardirq.h
214 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
hw_irq.h
87 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
io.h
6.44 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
irq.h
2.94 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
irq_regs.h
34 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
irqflags.h
2.24 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
kdebug.h
32 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
kmap_types.h
251 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
linkage.h
177 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
local.h
7.8 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
local64.h
33 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
m32102.h
14.71 KB
01/28/2018 09:20:33 PM
rw-r--r--
📁
m32104ut
-
05/09/2024 07:14:16 AM
rwxr-xr-x
📁
m32700ut
-
05/09/2024 07:14:16 AM
rwxr-xr-x
📄
m32r.h
5.7 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
m32r_mp_fpga.h
14.89 KB
01/28/2018 09:20:33 PM
rw-r--r--
📁
mappi2
-
05/09/2024 07:14:16 AM
rwxr-xr-x
📁
mappi3
-
05/09/2024 07:14:16 AM
rwxr-xr-x
📄
mc146818rtc.h
671 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
mmu.h
403 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
mmu_context.h
4.23 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
mmzone.h
1.29 KB
01/28/2018 09:20:33 PM
rw-r--r--
📁
opsput
-
05/09/2024 07:14:16 AM
rwxr-xr-x
📄
page.h
2.62 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
pci.h
147 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
percpu.h
165 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
pgalloc.h
1.84 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
pgtable-2level.h
2.31 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
pgtable.h
9.7 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
processor.h
2.93 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
ptrace.h
1.3 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
rtc.h
1.99 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
s1d13806.h
9.84 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
segment.h
228 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
serial.h
187 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
setup.h
1022 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
shmparam.h
197 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
signal.h
561 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
smp.h
3.5 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
spinlock.h
7.15 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
spinlock_types.h
520 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
string.h
378 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
switch_to.h
1.48 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
syscall.h
252 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
termios.h
1.74 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
thread_info.h
3.71 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
timex.h
581 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
tlb.h
483 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
tlbflush.h
2.94 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
topology.h
167 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
types.h
258 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
uaccess.h
15.3 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
ucontext.h
321 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
unaligned.h
592 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
unistd.h
1.23 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
user.h
2.1 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
vga.h
436 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
xor.h
148 bytes
01/28/2018 09:20:33 PM
rw-r--r--
Editing: tlbflush.h
Close
/* SPDX-License-Identifier: GPL-2.0 */ #ifndef _ASM_M32R_TLBFLUSH_H #define _ASM_M32R_TLBFLUSH_H #include <asm/m32r.h> /* * TLB flushing: * * - flush_tlb() flushes the current mm struct TLBs * - flush_tlb_all() flushes all processes TLBs * - flush_tlb_mm(mm) flushes the specified mm context TLB's * - flush_tlb_page(vma, vmaddr) flushes one page * - flush_tlb_range(vma, start, end) flushes a range of pages * - flush_tlb_kernel_range(start, end) flushes a range of kernel pages */ extern void local_flush_tlb_all(void); extern void local_flush_tlb_mm(struct mm_struct *); extern void local_flush_tlb_page(struct vm_area_struct *, unsigned long); extern void local_flush_tlb_range(struct vm_area_struct *, unsigned long, unsigned long); #ifndef CONFIG_SMP #ifdef CONFIG_MMU #define flush_tlb_all() local_flush_tlb_all() #define flush_tlb_mm(mm) local_flush_tlb_mm(mm) #define flush_tlb_page(vma, page) local_flush_tlb_page(vma, page) #define flush_tlb_range(vma, start, end) \ local_flush_tlb_range(vma, start, end) #define flush_tlb_kernel_range(start, end) local_flush_tlb_all() #else /* CONFIG_MMU */ #define flush_tlb_all() do { } while (0) #define flush_tlb_mm(mm) do { } while (0) #define flush_tlb_page(vma, vmaddr) do { } while (0) #define flush_tlb_range(vma, start, end) do { } while (0) #endif /* CONFIG_MMU */ #else /* CONFIG_SMP */ extern void smp_flush_tlb_all(void); extern void smp_flush_tlb_mm(struct mm_struct *); extern void smp_flush_tlb_page(struct vm_area_struct *, unsigned long); extern void smp_flush_tlb_range(struct vm_area_struct *, unsigned long, unsigned long); #define flush_tlb_all() smp_flush_tlb_all() #define flush_tlb_mm(mm) smp_flush_tlb_mm(mm) #define flush_tlb_page(vma, page) smp_flush_tlb_page(vma, page) #define flush_tlb_range(vma, start, end) \ smp_flush_tlb_range(vma, start, end) #define flush_tlb_kernel_range(start, end) smp_flush_tlb_all() #endif /* CONFIG_SMP */ static __inline__ void __flush_tlb_page(unsigned long page) { unsigned int tmpreg0, tmpreg1, tmpreg2; __asm__ __volatile__ ( "seth %0, #high(%4) \n\t" "st %3, @(%5, %0) \n\t" "ldi %1, #1 \n\t" "st %1, @(%6, %0) \n\t" "add3 %1, %0, %7 \n\t" ".fillinsn \n" "1: \n\t" "ld %2, @(%6, %0) \n\t" "bnez %2, 1b \n\t" "ld %0, @%1+ \n\t" "ld %1, @%1 \n\t" "st %2, @+%0 \n\t" "st %2, @+%1 \n\t" : "=&r" (tmpreg0), "=&r" (tmpreg1), "=&r" (tmpreg2) : "r" (page), "i" (MMU_REG_BASE), "i" (MSVA_offset), "i" (MTOP_offset), "i" (MIDXI_offset) : "memory" ); } static __inline__ void __flush_tlb_all(void) { unsigned int tmpreg0, tmpreg1; __asm__ __volatile__ ( "seth %0, #high(%2) \n\t" "or3 %0, %0, #low(%2) \n\t" "ldi %1, #0xc \n\t" "st %1, @%0 \n\t" ".fillinsn \n" "1: \n\t" "ld %1, @%0 \n\t" "bnez %1, 1b \n\t" : "=&r" (tmpreg0), "=&r" (tmpreg1) : "i" (MTOP) : "memory" ); } extern void update_mmu_cache(struct vm_area_struct *, unsigned long, pte_t *); #endif /* _ASM_M32R_TLBFLUSH_H */