OXIESEC PANEL
- Current Dir:
/
/
usr
/
src
/
linux-headers-4.15.0-213
/
arch
/
m32r
/
include
/
asm
Server IP: 139.59.38.164
Upload:
Create Dir:
Name
Size
Modified
Perms
📁
..
-
05/09/2024 07:14:12 AM
rwxr-xr-x
📄
Kbuild
318 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
addrspace.h
1.67 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
asm-offsets.h
35 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
assembler.h
4.2 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
atomic.h
6.29 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
barrier.h
506 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
bitops.h
6.23 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
bug.h
115 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
bugs.h
410 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
cache.h
222 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
cachectl.h
739 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
cacheflush.h
3.2 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
checksum.h
4.83 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
cmpxchg.h
4.86 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
dcache_clear.h
1.01 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
delay.h
31 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
device.h
148 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
div64.h
31 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
dma-mapping.h
570 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
dma.h
281 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
elf.h
3.64 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
emergency-restart.h
188 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
fb.h
414 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
flat.h
4.2 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
ftrace.h
12 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
futex.h
82 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
hardirq.h
214 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
hw_irq.h
87 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
io.h
6.44 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
irq.h
2.94 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
irq_regs.h
34 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
irqflags.h
2.24 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
kdebug.h
32 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
kmap_types.h
251 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
linkage.h
177 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
local.h
7.8 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
local64.h
33 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
m32102.h
14.71 KB
01/28/2018 09:20:33 PM
rw-r--r--
📁
m32104ut
-
05/09/2024 07:14:16 AM
rwxr-xr-x
📁
m32700ut
-
05/09/2024 07:14:16 AM
rwxr-xr-x
📄
m32r.h
5.7 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
m32r_mp_fpga.h
14.89 KB
01/28/2018 09:20:33 PM
rw-r--r--
📁
mappi2
-
05/09/2024 07:14:16 AM
rwxr-xr-x
📁
mappi3
-
05/09/2024 07:14:16 AM
rwxr-xr-x
📄
mc146818rtc.h
671 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
mmu.h
403 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
mmu_context.h
4.23 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
mmzone.h
1.29 KB
01/28/2018 09:20:33 PM
rw-r--r--
📁
opsput
-
05/09/2024 07:14:16 AM
rwxr-xr-x
📄
page.h
2.62 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
pci.h
147 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
percpu.h
165 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
pgalloc.h
1.84 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
pgtable-2level.h
2.31 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
pgtable.h
9.7 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
processor.h
2.93 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
ptrace.h
1.3 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
rtc.h
1.99 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
s1d13806.h
9.84 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
segment.h
228 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
serial.h
187 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
setup.h
1022 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
shmparam.h
197 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
signal.h
561 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
smp.h
3.5 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
spinlock.h
7.15 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
spinlock_types.h
520 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
string.h
378 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
switch_to.h
1.48 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
syscall.h
252 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
termios.h
1.74 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
thread_info.h
3.71 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
timex.h
581 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
tlb.h
483 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
tlbflush.h
2.94 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
topology.h
167 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
types.h
258 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
uaccess.h
15.3 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
ucontext.h
321 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
unaligned.h
592 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
unistd.h
1.23 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
user.h
2.1 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
vga.h
436 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
xor.h
148 bytes
01/28/2018 09:20:33 PM
rw-r--r--
Editing: assembler.h
Close
/* SPDX-License-Identifier: GPL-2.0 */ #ifndef _ASM_M32R_ASSEMBLER_H #define _ASM_M32R_ASSEMBLER_H /* * linux/asm-m32r/assembler.h * * Copyright (C) 2004 Hirokazu Takata <takata at linux-m32r.org> * * This file contains M32R architecture specific macro definitions. */ #include <linux/stringify.h> #undef __STR #ifdef __ASSEMBLY__ #define __STR(x) x #else #define __STR(x) __stringify(x) #endif #ifdef CONFIG_SMP #define M32R_LOCK __STR(lock) #define M32R_UNLOCK __STR(unlock) #else #define M32R_LOCK __STR(ld) #define M32R_UNLOCK __STR(st) #endif #ifdef __ASSEMBLY__ #undef ENTRY #define ENTRY(name) ENTRY_M name .macro ENTRY_M name .global \name ALIGN \name: .endm #endif /** * LDIMM - load immediate value * STI - enable interruption * CLI - disable interruption */ #ifdef __ASSEMBLY__ #define LDIMM(reg,x) LDIMM reg x .macro LDIMM reg x seth \reg, #high(\x) or3 \reg, \reg, #low(\x) .endm #if !(defined(CONFIG_CHIP_M32102) || defined(CONFIG_CHIP_M32104)) #define ENABLE_INTERRUPTS(reg) ENABLE_INTERRUPTS reg .macro ENABLE_INTERRUPTS reg setpsw #0x40 -> nop ; WORKAROUND: "-> nop" is a workaround for the M32700(TS1). .endm #define DISABLE_INTERRUPTS(reg) DISABLE_INTERRUPTS reg .macro DISABLE_INTERRUPTS reg clrpsw #0x40 -> nop ; WORKAROUND: "-> nop" is a workaround for the M32700(TS1). .endm #else /* CONFIG_CHIP_M32102 || CONFIG_CHIP_M32104 */ #define ENABLE_INTERRUPTS(reg) ENABLE_INTERRUPTS reg .macro ENABLE_INTERRUPTS reg mvfc \reg, psw or3 \reg, \reg, #0x0040 mvtc \reg, psw .endm #define DISABLE_INTERRUPTS(reg) DISABLE_INTERRUPTS reg .macro DISABLE_INTERRUPTS reg mvfc \reg, psw and3 \reg, \reg, #0xffbf mvtc \reg, psw .endm #endif /* CONFIG_CHIP_M32102 */ .macro SAVE_ALL push r0 ; orig_r0 push sp ; spi (r15) push lr ; r14 push r13 mvfc r13, cr3 ; spu push r13 mvfc r13, bbpc push r13 mvfc r13, bbpsw push r13 mvfc r13, bpc push r13 mvfc r13, psw push r13 #if defined(CONFIG_ISA_M32R2) && defined(CONFIG_ISA_DSP_LEVEL2) mvfaclo r13, a1 push r13 mvfachi r13, a1 push r13 mvfaclo r13, a0 push r13 mvfachi r13, a0 push r13 #elif defined(CONFIG_ISA_M32R2) || defined(CONFIG_ISA_M32R) mvfaclo r13 push r13 mvfachi r13 push r13 ldi r13, #0 push r13 ; dummy push acc1h push r13 ; dummy push acc1l #else #error unknown isa configuration #endif ldi r13, #-1 push r13 ; syscall_nr (default: -1) push r12 push r11 push r10 push r9 push r8 push r7 push r3 push r2 push r1 push r0 addi sp, #-4 ; room for implicit pt_regs parameter push r6 push r5 push r4 .endm .macro RESTORE_ALL pop r4 pop r5 pop r6 addi sp, #4 pop r0 pop r1 pop r2 pop r3 pop r7 pop r8 pop r9 pop r10 pop r11 pop r12 addi r15, #4 ; Skip syscall number #if defined(CONFIG_ISA_M32R2) && defined(CONFIG_ISA_DSP_LEVEL2) pop r13 mvtachi r13, a0 pop r13 mvtaclo r13, a0 pop r13 mvtachi r13, a1 pop r13 mvtaclo r13, a1 #elif defined(CONFIG_ISA_M32R2) || defined(CONFIG_ISA_M32R) pop r13 ; dummy pop acc1h pop r13 ; dummy pop acc1l pop r13 mvtachi r13 pop r13 mvtaclo r13 #else #error unknown isa configuration #endif pop r14 mvtc r14, psw pop r14 mvtc r14, bpc addi sp, #8 ; Skip bbpsw, bbpc pop r14 mvtc r14, cr3 ; spu pop r13 pop lr ; r14 pop sp ; spi (r15) addi sp, #4 ; Skip orig_r0 .fillinsn 1: rte .section .fixup,"ax" 2: bl do_exit .previous .section __ex_table,"a" ALIGN .long 1b, 2b .previous .endm #define GET_CURRENT(reg) get_current reg .macro get_current reg ldi \reg, #-8192 and \reg, sp .endm #if !(defined(CONFIG_CHIP_M32102) || defined(CONFIG_CHIP_M32104)) .macro SWITCH_TO_KERNEL_STACK ; switch to kernel stack (spi) clrpsw #0x80 -> nop .endm #else /* CONFIG_CHIP_M32102 || CONFIG_CHIP_M32104 */ .macro SWITCH_TO_KERNEL_STACK push r0 ; save r0 for working mvfc r0, psw and3 r0, r0, #0x00ff7f mvtc r0, psw slli r0, #16 bltz r0, 1f ; check BSM-bit ; ;; called from kernel context: previous stack = spi pop r0 ; retrieve r0 bra 2f .fillinsn 1: ;; called from user context: previous stack = spu mvfc r0, cr3 ; spu addi r0, #4 mvtc r0, cr3 ; spu ld r0, @(-4,r0) ; retrieve r0 .fillinsn 2: .endm #endif /* CONFIG_CHIP_M32102 || CONFIG_CHIP_M32104 */ #endif /* __ASSEMBLY__ */ #endif /* _ASM_M32R_ASSEMBLER_H */