OXIESEC PANEL
- Current Dir:
/
/
usr
/
src
/
linux-headers-4.15.0-213
/
arch
/
c6x
/
include
/
asm
Server IP: 139.59.38.164
Upload:
Create Dir:
Name
Size
Modified
Perms
📁
..
-
05/09/2024 07:14:12 AM
rwxr-xr-x
📄
Kbuild
865 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
asm-offsets.h
35 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
bitops.h
2.17 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
bug.h
705 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
cache.h
3.1 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
cacheflush.h
2.05 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
checksum.h
947 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
clock.h
3.51 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
cmpxchg.h
1.57 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
delay.h
1.67 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
dma-mapping.h
911 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
dscr.h
909 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
elf.h
3.18 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
flat.h
677 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
ftrace.h
97 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
hardirq.h
572 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
irq.h
1.59 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
irqflags.h
1.67 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
linkage.h
497 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
megamod-pic.h
213 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
module.h
639 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
page.h
312 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
pgtable.h
2.29 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
processor.h
3.31 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
procinfo.h
673 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
ptrace.h
998 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
sections.h
287 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
setup.h
914 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
soc.h
929 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
special_insns.h
1.82 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
string.h
616 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
switch_to.h
992 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
syscall.h
2.2 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
syscalls.h
1.73 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
thread_info.h
2.63 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
timer64.h
154 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
timex.h
867 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
tlb.h
192 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
traps.h
1.29 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
uaccess.h
2.14 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
unaligned.h
4.63 KB
01/28/2018 09:20:33 PM
rw-r--r--
Editing: delay.h
Close
/* * Port on Texas Instruments TMS320C6x architecture * * Copyright (C) 2004, 2009, 2010, 2011 Texas Instruments Incorporated * Author: Aurelien Jacquiot (aurelien.jacquiot@jaluna.com) * * This program is free software; you can redistribute it and/or modify * it under the terms of the GNU General Public License version 2 as * published by the Free Software Foundation. */ #ifndef _ASM_C6X_DELAY_H #define _ASM_C6X_DELAY_H #include <linux/kernel.h> extern unsigned int ticks_per_ns_scaled; static inline void __delay(unsigned long loops) { uint32_t tmp; /* 6 cycles per loop */ asm volatile (" mv .s1 %0,%1\n" "0: [%1] b .s1 0b\n" " add .l1 -6,%0,%0\n" " cmplt .l1 1,%0,%1\n" " nop 3\n" : "+a"(loops), "=A"(tmp)); } static inline void _c6x_tickdelay(unsigned int x) { uint32_t cnt, endcnt; asm volatile (" mvc .s2 TSCL,%0\n" " add .s2x %0,%1,%2\n" " || mvk .l2 1,B0\n" "0: [B0] b .s2 0b\n" " mvc .s2 TSCL,%0\n" " sub .s2 %0,%2,%0\n" " cmpgt .l2 0,%0,B0\n" " nop 2\n" : "=b"(cnt), "+a"(x), "=b"(endcnt) : : "B0"); } /* use scaled math to avoid slow division */ #define C6X_NDELAY_SCALE 10 static inline void _ndelay(unsigned int n) { _c6x_tickdelay((ticks_per_ns_scaled * n) >> C6X_NDELAY_SCALE); } static inline void _udelay(unsigned int n) { while (n >= 10) { _ndelay(10000); n -= 10; } while (n-- > 0) _ndelay(1000); } #define udelay(x) _udelay((unsigned int)(x)) #define ndelay(x) _ndelay((unsigned int)(x)) #endif /* _ASM_C6X_DELAY_H */