OXIESEC PANEL
- Current Dir:
/
/
usr
/
src
/
linux-headers-4.15.0-197
/
include
/
linux
Server IP: 139.59.38.164
Upload:
Create Dir:
Name
Size
Modified
Perms
π
..
-
11/17/2022 06:42:18 AM
rwxr-xr-x
π
8250_pci.h
1.01 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
a.out.h
354 bytes
01/28/2018 09:20:33 PM
rw-r--r--
π
acct.h
2.49 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
acpi.h
36.89 KB
11/01/2022 04:52:05 PM
rw-r--r--
π
acpi_dma.h
3.22 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
acpi_iort.h
2.15 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
acpi_pmtmr.h
674 bytes
01/28/2018 09:20:33 PM
rw-r--r--
π
adb.h
1.79 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
adfs_fs.h
574 bytes
01/28/2018 09:20:33 PM
rw-r--r--
π
aer.h
1.71 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
agp_backend.h
3.45 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
agpgart.h
3.82 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
ahci-remap.h
607 bytes
01/28/2018 09:20:33 PM
rw-r--r--
π
ahci_platform.h
1.67 KB
11/01/2022 04:52:05 PM
rw-r--r--
π
aio.h
673 bytes
01/28/2018 09:20:33 PM
rw-r--r--
π
alarmtimer.h
1.83 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
altera_jtaguart.h
379 bytes
01/28/2018 09:20:33 PM
rw-r--r--
π
altera_uart.h
397 bytes
01/28/2018 09:20:33 PM
rw-r--r--
π
amba
-
11/17/2022 06:42:23 AM
rwxr-xr-x
π
amd-iommu.h
6.78 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
amifd.h
1.99 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
amifdreg.h
2.65 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
anon_inodes.h
494 bytes
01/28/2018 09:20:33 PM
rw-r--r--
π
apm-emulation.h
1.54 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
apm_bios.h
2.68 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
apple-gmux.h
1.42 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
apple_bl.h
498 bytes
01/28/2018 09:20:33 PM
rw-r--r--
π
arch_topology.h
840 bytes
01/28/2018 09:20:33 PM
rw-r--r--
π
arm-cci.h
2.01 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
arm-smccc.h
12.79 KB
11/01/2022 04:52:05 PM
rw-r--r--
π
arm_sdei.h
2.33 KB
11/01/2022 04:52:05 PM
rw-r--r--
π
asn1.h
1.99 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
asn1_ber_bytecode.h
2.72 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
asn1_decoder.h
675 bytes
01/28/2018 09:20:33 PM
rw-r--r--
π
assoc_array.h
3.07 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
assoc_array_priv.h
5.49 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
async.h
1.65 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
async_tx.h
6.81 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
ata.h
33.18 KB
11/01/2022 04:52:05 PM
rw-r--r--
π
ata_platform.h
729 bytes
01/28/2018 09:20:33 PM
rw-r--r--
π
atalk.h
4.36 KB
11/01/2022 04:52:05 PM
rw-r--r--
π
ath9k_platform.h
1.44 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
atm.h
287 bytes
01/28/2018 09:20:33 PM
rw-r--r--
π
atm_suni.h
253 bytes
01/28/2018 09:20:33 PM
rw-r--r--
π
atm_tcp.h
511 bytes
01/28/2018 09:20:33 PM
rw-r--r--
π
atmdev.h
10.21 KB
11/01/2022 04:52:05 PM
rw-r--r--
π
atmel-mci.h
1.4 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
atmel-ssc.h
9.74 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
atmel_pdc.h
1.47 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
atmel_tc.h
11.33 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
atomic.h
30.5 KB
11/01/2022 04:52:05 PM
rw-r--r--
π
attribute_container.h
2.47 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
audit.h
17.22 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
auto_dev-ioctl.h
454 bytes
01/28/2018 09:20:33 PM
rw-r--r--
π
auto_fs.h
436 bytes
01/28/2018 09:20:33 PM
rw-r--r--
π
auxvec.h
304 bytes
01/28/2018 09:20:33 PM
rw-r--r--
π
average.h
2.42 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
avf
-
11/17/2022 06:42:23 AM
rwxr-xr-x
π
b1pcmcia.h
666 bytes
01/28/2018 09:20:33 PM
rw-r--r--
π
backing-dev-defs.h
8.53 KB
11/01/2022 04:52:05 PM
rw-r--r--
π
backing-dev.h
13.8 KB
11/01/2022 04:52:05 PM
rw-r--r--
π
backlight.h
5.3 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
badblocks.h
2.14 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
balloon_compaction.h
7.2 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
bcd.h
559 bytes
01/28/2018 09:20:33 PM
rw-r--r--
π
bch.h
2.6 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
bcm47xx_nvram.h
1.22 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
bcm47xx_sprom.h
600 bytes
01/28/2018 09:20:33 PM
rw-r--r--
π
bcm47xx_wdt.h
555 bytes
01/28/2018 09:20:33 PM
rw-r--r--
π
bcm963xx_nvram.h
2.96 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
bcm963xx_tag.h
3.6 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
bcma
-
11/17/2022 06:42:23 AM
rwxr-xr-x
π
bfin_mac.h
559 bytes
01/28/2018 09:20:33 PM
rw-r--r--
π
binfmts.h
4.77 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
bio.h
20.17 KB
11/01/2022 04:52:05 PM
rw-r--r--
π
bit_spinlock.h
2.3 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
bitfield.h
3.2 KB
11/01/2022 04:52:05 PM
rw-r--r--
π
bitmap.h
16.68 KB
11/01/2022 04:52:05 PM
rw-r--r--
π
bitops.h
6.69 KB
11/01/2022 04:52:05 PM
rw-r--r--
π
bitrev.h
2.53 KB
11/01/2022 04:52:05 PM
rw-r--r--
π
bits.h
833 bytes
11/01/2022 04:52:05 PM
rw-r--r--
π
blk-cgroup.h
22.2 KB
11/01/2022 04:52:05 PM
rw-r--r--
π
blk-mq-pci.h
247 bytes
01/28/2018 09:20:33 PM
rw-r--r--
π
blk-mq-rdma.h
232 bytes
01/28/2018 09:20:33 PM
rw-r--r--
π
blk-mq-virtio.h
288 bytes
01/28/2018 09:20:33 PM
rw-r--r--
π
blk-mq.h
9.09 KB
11/01/2022 04:52:05 PM
rw-r--r--
π
blk_types.h
10.52 KB
11/01/2022 04:52:05 PM
rw-r--r--
π
blkdev.h
58.96 KB
11/01/2022 04:52:05 PM
rw-r--r--
π
blkpg.h
436 bytes
01/28/2018 09:20:33 PM
rw-r--r--
π
blktrace_api.h
3.87 KB
11/01/2022 04:52:05 PM
rw-r--r--
π
blockgroup_lock.h
810 bytes
01/28/2018 09:20:33 PM
rw-r--r--
π
bma150.h
1.89 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
bootmem.h
11.7 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
bottom_half.h
803 bytes
01/28/2018 09:20:33 PM
rw-r--r--
π
bpf-cgroup.h
4.53 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
bpf.h
18.51 KB
11/01/2022 04:52:05 PM
rw-r--r--
π
bpf_trace.h
196 bytes
01/28/2018 09:20:33 PM
rw-r--r--
π
bpf_types.h
1.88 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
bpf_verifier.h
6.76 KB
11/01/2022 04:52:05 PM
rw-r--r--
π
brcmphy.h
9.88 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
bsearch.h
275 bytes
01/28/2018 09:20:33 PM
rw-r--r--
π
bsg-lib.h
2.13 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
bsg.h
773 bytes
01/28/2018 09:20:33 PM
rw-r--r--
π
btree-128.h
2.67 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
btree-type.h
3.9 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
btree.h
6.83 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
btrfs.h
145 bytes
01/28/2018 09:20:33 PM
rw-r--r--
π
buffer_head.h
14.04 KB
11/01/2022 04:52:05 PM
rw-r--r--
π
bug.h
1.92 KB
11/01/2022 04:52:05 PM
rw-r--r--
π
build_bug.h
3.15 KB
11/01/2022 04:52:05 PM
rw-r--r--
π
bvec.h
4.39 KB
11/01/2022 04:52:05 PM
rw-r--r--
π
byteorder
-
11/17/2022 06:42:23 AM
rwxr-xr-x
π
c2port.h
1.49 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
cache.h
2.13 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
cacheinfo.h
3.27 KB
11/01/2022 04:52:05 PM
rw-r--r--
π
can
-
11/17/2022 06:42:23 AM
rwxr-xr-x
π
capability.h
7.6 KB
11/01/2022 04:52:05 PM
rw-r--r--
π
cb710.h
5.69 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
cciss_ioctl.h
1.03 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
ccp.h
18.26 KB
11/01/2022 04:52:05 PM
rw-r--r--
π
cdev.h
845 bytes
01/28/2018 09:20:33 PM
rw-r--r--
π
cdrom.h
8.75 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
ceph
-
11/17/2022 06:42:23 AM
rwxr-xr-x
π
cfag12864b.h
2.1 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
cgroup-defs.h
25.38 KB
11/01/2022 04:52:05 PM
rw-r--r--
π
cgroup.h
26.07 KB
11/01/2022 04:52:05 PM
rw-r--r--
π
cgroup_rdma.h
1.33 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
cgroup_subsys.h
1.17 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
circ_buf.h
1.08 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
cleancache.h
3.89 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
clk
-
11/17/2022 06:42:23 AM
rwxr-xr-x
π
clk-provider.h
34.29 KB
11/01/2022 04:52:05 PM
rw-r--r--
π
clk.h
19.38 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
clkdev.h
1.54 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
clock_cooling.h
2.06 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
clockchips.h
7.27 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
clocksource.h
8.31 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
cm4000_cs.h
199 bytes
01/28/2018 09:20:33 PM
rw-r--r--
π
cma.h
1.19 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
cmdline-parser.h
1.21 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
cn_proc.h
1.85 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
cnt32_to_63.h
3.6 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
coda.h
2.16 KB
11/01/2022 04:52:05 PM
rw-r--r--
π
coda_psdev.h
2.98 KB
11/01/2022 04:52:05 PM
rw-r--r--
π
compaction.h
7.1 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
compat.h
27.39 KB
11/01/2022 04:52:05 PM
rw-r--r--
π
compiler-clang.h
1.31 KB
11/01/2022 04:52:05 PM
rw-r--r--
π
compiler-gcc.h
12.6 KB
11/01/2022 04:52:05 PM
rw-r--r--
π
compiler-intel.h
1.3 KB
11/01/2022 04:52:05 PM
rw-r--r--
π
compiler.h
10.06 KB
11/01/2022 04:52:05 PM
rw-r--r--
π
compiler_types.h
7.5 KB
11/01/2022 04:52:05 PM
rw-r--r--
π
completion.h
4.05 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
component.h
1.37 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
concap.h
3.69 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
configfs.h
9.22 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
connector.h
2.43 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
console.h
6.72 KB
11/01/2022 04:52:05 PM
rw-r--r--
π
console_struct.h
6.87 KB
11/01/2022 04:52:05 PM
rw-r--r--
π
consolemap.h
1.04 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
container.h
668 bytes
01/28/2018 09:20:33 PM
rw-r--r--
π
context_tracking.h
4.43 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
context_tracking_state.h
1.39 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
cordic.h
1.75 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
coredump.h
783 bytes
01/28/2018 09:20:33 PM
rw-r--r--
π
coresight-pmu.h
1.44 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
coresight-stm.h
152 bytes
01/28/2018 09:20:33 PM
rw-r--r--
π
coresight.h
9.86 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
count_zeros.h
1.62 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
cper.h
16.11 KB
11/01/2022 04:52:05 PM
rw-r--r--
π
cpu.h
6.76 KB
11/01/2022 04:52:05 PM
rw-r--r--
π
cpu_cooling.h
3.59 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
cpu_pm.h
2.78 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
cpu_rmap.h
1.86 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
cpufeature.h
1.85 KB
11/01/2022 04:52:05 PM
rw-r--r--
π
cpufreq.h
27.62 KB
11/01/2022 04:52:05 PM
rw-r--r--
π
cpuhotplug.h
12.05 KB
11/01/2022 04:52:05 PM
rw-r--r--
π
cpuidle.h
8.68 KB
11/01/2022 04:52:05 PM
rw-r--r--
π
cpumask.h
25.38 KB
11/01/2022 04:52:05 PM
rw-r--r--
π
cpuset.h
7.07 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
crash_core.h
2.99 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
crash_dump.h
2.98 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
crc-ccitt.h
369 bytes
01/28/2018 09:20:33 PM
rw-r--r--
π
crc-itu-t.h
613 bytes
01/28/2018 09:20:33 PM
rw-r--r--
π
crc-t10dif.h
415 bytes
01/28/2018 09:20:33 PM
rw-r--r--
π
crc16.h
622 bytes
01/28/2018 09:20:33 PM
rw-r--r--
π
crc32.h
2.83 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
crc32c.h
293 bytes
01/28/2018 09:20:33 PM
rw-r--r--
π
crc4.h
192 bytes
01/28/2018 09:20:33 PM
rw-r--r--
π
crc7.h
316 bytes
01/28/2018 09:20:33 PM
rw-r--r--
π
crc8.h
3.65 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
cred.h
12.23 KB
11/01/2022 04:52:05 PM
rw-r--r--
π
crush
-
11/17/2022 06:42:23 AM
rwxr-xr-x
π
crypto.h
55.52 KB
11/01/2022 04:52:05 PM
rw-r--r--
π
cryptohash.h
319 bytes
01/28/2018 09:20:33 PM
rw-r--r--
π
cs5535.h
6.28 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
ctype.h
1.75 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
cuda.h
501 bytes
01/28/2018 09:20:33 PM
rw-r--r--
π
cyclades.h
10.36 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
davinci_emac.h
1.12 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
dax.h
3.65 KB
11/01/2022 04:52:05 PM
rw-r--r--
π
dca.h
2.63 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
dcache.h
18.78 KB
11/01/2022 04:52:05 PM
rw-r--r--
π
dccp.h
10.73 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
dcookies.h
1.3 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
debug_locks.h
1.51 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
debugfs.h
10.51 KB
11/01/2022 04:52:05 PM
rw-r--r--
π
debugobjects.h
3.89 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
decompress
-
11/17/2022 06:42:23 AM
rwxr-xr-x
π
delay.h
1.83 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
delayacct.h
5.17 KB
11/01/2022 04:52:05 PM
rw-r--r--
π
delayed_call.h
709 bytes
01/28/2018 09:20:33 PM
rw-r--r--
π
dell-led.h
128 bytes
01/28/2018 09:20:33 PM
rw-r--r--
π
devcoredump.h
2.78 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
devfreq-event.h
5.64 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
devfreq.h
12.53 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
devfreq_cooling.h
3.54 KB
11/01/2022 04:52:05 PM
rw-r--r--
π
device-mapper.h
17.85 KB
11/01/2022 04:52:05 PM
rw-r--r--
π
device.h
55.51 KB
11/01/2022 04:52:05 PM
rw-r--r--
π
device_cgroup.h
1.86 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
devpts_fs.h
1.28 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
digsig.h
1.35 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
dim.h
8.98 KB
11/01/2022 04:52:05 PM
rw-r--r--
π
dio.h
10.97 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
dirent.h
216 bytes
01/28/2018 09:20:33 PM
rw-r--r--
π
dlm.h
6.01 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
dlm_plock.h
678 bytes
01/28/2018 09:20:33 PM
rw-r--r--
π
dm-dirty-log.h
3.94 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
dm-io.h
1.93 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
dm-kcopyd.h
2.88 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
dm-region-hash.h
3.11 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
dm9000.h
1.11 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
dma
-
11/17/2022 06:42:23 AM
rwxr-xr-x
π
dma-buf.h
14.7 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
dma-contiguous.h
4.48 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
dma-debug.h
5.61 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
dma-direction.h
338 bytes
01/28/2018 09:20:33 PM
rw-r--r--
π
dma-fence-array.h
2.49 KB
11/01/2022 04:52:05 PM
rw-r--r--
π
dma-fence.h
17.29 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
dma-iommu.h
3.62 KB
11/01/2022 04:52:05 PM
rw-r--r--
π
dma-mapping.h
24.61 KB
11/01/2022 04:52:05 PM
rw-r--r--
π
dma_remapping.h
1.46 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
dmaengine.h
46.04 KB
11/01/2022 04:52:05 PM
rw-r--r--
π
dmapool.h
1.09 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
dmar.h
7.94 KB
11/01/2022 04:52:05 PM
rw-r--r--
π
dmi.h
4.08 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
dnotify.h
1.02 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
dns_resolver.h
1.31 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
dqblk_qtree.h
2.19 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
dqblk_v1.h
327 bytes
01/28/2018 09:20:33 PM
rw-r--r--
π
dqblk_v2.h
406 bytes
01/28/2018 09:20:33 PM
rw-r--r--
π
drbd.h
10.67 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
drbd_genl.h
21.49 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
drbd_genl_api.h
1.77 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
drbd_limits.h
7.82 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
ds2782_battery.h
158 bytes
01/28/2018 09:20:33 PM
rw-r--r--
π
dsa
-
11/17/2022 06:42:23 AM
rwxr-xr-x
π
dtlk.h
3.5 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
dw_apb_timer.h
1.7 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
dynamic_debug.h
5.08 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
dynamic_queue_limits.h
3.7 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
earlycpio.h
359 bytes
01/28/2018 09:20:33 PM
rw-r--r--
π
ecryptfs.h
3.82 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
edac.h
20.26 KB
11/01/2022 04:52:05 PM
rw-r--r--
π
edd.h
1.43 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
edma.h
807 bytes
01/28/2018 09:20:33 PM
rw-r--r--
π
eeprom_93cx6.h
2.94 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
eeprom_93xx46.h
879 bytes
11/01/2022 04:52:05 PM
rw-r--r--
π
efi-bgrt.h
644 bytes
01/28/2018 09:20:33 PM
rw-r--r--
π
efi.h
49.1 KB
11/01/2022 04:52:05 PM
rw-r--r--
π
efs_vh.h
1.55 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
eisa.h
2.96 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
elevator.h
9.26 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
elf-fdpic.h
2.18 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
elf-randomize.h
583 bytes
01/28/2018 09:20:33 PM
rw-r--r--
π
elf.h
1.53 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
elfcore-compat.h
1.24 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
elfcore.h
2.52 KB
11/01/2022 04:52:05 PM
rw-r--r--
π
elfnote.h
3.54 KB
11/01/2022 04:52:05 PM
rw-r--r--
π
enclosure.h
4.6 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
err.h
1.55 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
errno.h
1.34 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
errqueue.h
524 bytes
01/28/2018 09:20:33 PM
rw-r--r--
π
errseq.h
373 bytes
01/28/2018 09:20:33 PM
rw-r--r--
π
etherdevice.h
15.65 KB
11/01/2022 04:52:05 PM
rw-r--r--
π
ethtool.h
17.3 KB
11/01/2022 04:52:05 PM
rw-r--r--
π
eventfd.h
2.36 KB
11/01/2022 04:52:05 PM
rw-r--r--
π
eventpoll.h
2.16 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
evm.h
2.65 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
export.h
3.88 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
exportfs.h
7.45 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
ext2_fs.h
967 bytes
01/28/2018 09:20:33 PM
rw-r--r--
π
extable.h
999 bytes
01/28/2018 09:20:33 PM
rw-r--r--
π
extcon
-
11/17/2022 06:42:23 AM
rwxr-xr-x
π
extcon-provider.h
4.33 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
extcon.h
10.4 KB
11/01/2022 04:52:05 PM
rw-r--r--
π
f2fs_fs.h
17.51 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
f75375s.h
541 bytes
01/28/2018 09:20:33 PM
rw-r--r--
π
falloc.h
792 bytes
01/28/2018 09:20:33 PM
rw-r--r--
π
fanotify.h
245 bytes
01/28/2018 09:20:33 PM
rw-r--r--
π
fault-inject.h
1.87 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
fb.h
28.74 KB
11/01/2022 04:52:05 PM
rw-r--r--
π
fbcon.h
492 bytes
11/01/2022 04:52:05 PM
rw-r--r--
π
fcdevice.h
988 bytes
01/28/2018 09:20:33 PM
rw-r--r--
π
fcntl.h
1.27 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
fd.h
490 bytes
01/28/2018 09:20:33 PM
rw-r--r--
π
fddidevice.h
1.02 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
fdtable.h
3.28 KB
11/01/2022 04:52:05 PM
rw-r--r--
π
fec.h
609 bytes
01/28/2018 09:20:33 PM
rw-r--r--
π
file.h
2.18 KB
11/01/2022 04:52:05 PM
rw-r--r--
π
filter.h
27.5 KB
11/01/2022 04:52:05 PM
rw-r--r--
π
fips.h
167 bytes
01/28/2018 09:20:33 PM
rw-r--r--
π
firewire.h
13.4 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
firmware
-
11/17/2022 06:42:17 AM
rwxr-xr-x
π
firmware-map.h
1.32 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
firmware.h
2.34 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
fixp-arith.h
4.41 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
flat.h
1.61 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
flex_array.h
4.31 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
flex_proportions.h
2.81 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
fmc-sdb.h
1.29 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
fmc.h
9.65 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
font.h
1.6 KB
11/01/2022 04:52:05 PM
rw-r--r--
π
fpga
-
11/17/2022 06:42:23 AM
rwxr-xr-x
π
frame.h
813 bytes
01/28/2018 09:20:33 PM
rw-r--r--
π
freezer.h
8.67 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
frontswap.h
2.87 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
fs.h
110.54 KB
11/01/2022 04:52:05 PM
rw-r--r--
π
fs_enet_pd.h
3.38 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
fs_pin.h
619 bytes
01/28/2018 09:20:33 PM
rw-r--r--
π
fs_stack.h
811 bytes
01/28/2018 09:20:33 PM
rw-r--r--
π
fs_struct.h
1.03 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
fs_uart_pd.h
1.49 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
fscache-cache.h
18.4 KB
11/01/2022 04:52:05 PM
rw-r--r--
π
fscache.h
27.54 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
fscrypt.h
8.93 KB
11/01/2022 04:52:05 PM
rw-r--r--
π
fscrypt_notsupp.h
4.45 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
fscrypt_supp.h
6.1 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
fsi.h
2.37 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
fsl
-
11/17/2022 06:42:23 AM
rwxr-xr-x
π
fsl-diu-fb.h
4.08 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
fsl_devices.h
4.32 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
fsl_hypervisor.h
2.76 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
fsl_ifc.h
25.13 KB
11/01/2022 04:52:05 PM
rw-r--r--
π
fsldma.h
398 bytes
01/28/2018 09:20:33 PM
rw-r--r--
π
fsnotify.h
7.43 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
fsnotify_backend.h
16.66 KB
11/01/2022 04:52:05 PM
rw-r--r--
π
ftrace.h
29.91 KB
11/01/2022 04:52:05 PM
rw-r--r--
π
ftrace_irq.h
823 bytes
01/28/2018 09:20:33 PM
rw-r--r--
π
futex.h
2.4 KB
11/01/2022 04:52:05 PM
rw-r--r--
π
fwnode.h
4.41 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
gameport.h
5.56 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
gcd.h
193 bytes
01/28/2018 09:20:33 PM
rw-r--r--
π
genalloc.h
5.92 KB
11/01/2022 04:52:05 PM
rw-r--r--
π
genetlink.h
1.39 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
genhd.h
22.77 KB
11/01/2022 04:52:05 PM
rw-r--r--
π
genl_magic_func.h
12.05 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
genl_magic_struct.h
7.66 KB
11/01/2022 04:52:05 PM
rw-r--r--
π
getcpu.h
641 bytes
01/28/2018 09:20:33 PM
rw-r--r--
π
gfp.h
23.37 KB
11/01/2022 04:52:05 PM
rw-r--r--
π
glob.h
256 bytes
01/28/2018 09:20:33 PM
rw-r--r--
π
goldfish.h
605 bytes
01/28/2018 09:20:33 PM
rw-r--r--
π
gpio
-
11/17/2022 06:42:23 AM
rwxr-xr-x
π
gpio-pxa.h
571 bytes
01/28/2018 09:20:33 PM
rw-r--r--
π
gpio.h
5.19 KB
11/01/2022 04:52:05 PM
rw-r--r--
π
gpio_keys.h
1.63 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
hardirq.h
1.95 KB
11/01/2022 04:52:05 PM
rw-r--r--
π
hash.h
3 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
hashtable.h
6.63 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
hdlc.h
3.33 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
hdlcdrv.h
6.32 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
hdmi.h
9.36 KB
11/01/2022 04:52:05 PM
rw-r--r--
π
hid-debug.h
2.07 KB
11/01/2022 04:52:05 PM
rw-r--r--
π
hid-roccat.h
688 bytes
01/28/2018 09:20:33 PM
rw-r--r--
π
hid-sensor-hub.h
9.25 KB
11/01/2022 04:52:05 PM
rw-r--r--
π
hid-sensor-ids.h
7.27 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
hid.h
35.93 KB
11/01/2022 04:52:05 PM
rw-r--r--
π
hiddev.h
2.07 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
hidraw.h
1.49 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
highmem.h
5.84 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
highuid.h
3.12 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
hil.h
18.42 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
hil_mlc.h
5.13 KB
11/01/2022 04:52:05 PM
rw-r--r--
π
hippidevice.h
1.23 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
hmm.h
18.19 KB
11/01/2022 04:52:05 PM
rw-r--r--
π
host1x.h
9.02 KB
11/01/2022 04:52:05 PM
rw-r--r--
π
hp_sdc.h
14.02 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
hpet.h
2.55 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
hrtimer.h
14.02 KB
11/01/2022 04:52:05 PM
rw-r--r--
π
hsi
-
11/17/2022 06:42:23 AM
rwxr-xr-x
π
htcpld.h
617 bytes
01/28/2018 09:20:33 PM
rw-r--r--
π
huge_mm.h
10.1 KB
11/01/2022 04:52:05 PM
rw-r--r--
π
hugetlb.h
16.71 KB
11/01/2022 04:52:05 PM
rw-r--r--
π
hugetlb_cgroup.h
2.93 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
hugetlb_inline.h
374 bytes
01/28/2018 09:20:33 PM
rw-r--r--
π
hw_breakpoint.h
3.85 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
hw_random.h
2.03 KB
11/01/2022 04:52:05 PM
rw-r--r--
π
hwmon-sysfs.h
1.98 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
hwmon-vid.h
1.48 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
hwmon.h
12.07 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
hwspinlock.h
11.06 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
hyperv.h
38.89 KB
11/01/2022 04:52:05 PM
rw-r--r--
π
hypervisor.h
400 bytes
01/28/2018 09:20:33 PM
rw-r--r--
π
i2c
-
11/17/2022 06:42:23 AM
rwxr-xr-x
π
i2c-algo-bit.h
2.24 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
i2c-algo-pca.h
2.89 KB
11/01/2022 04:52:05 PM
rw-r--r--
π
i2c-algo-pcf.h
1.88 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
i2c-dev.h
1.03 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
i2c-gpio.h
1.19 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
i2c-mux-gpio.h
1.35 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
i2c-mux.h
2.29 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
i2c-ocores.h
757 bytes
01/28/2018 09:20:33 PM
rw-r--r--
π
i2c-omap.h
1.21 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
i2c-pca-platform.h
441 bytes
01/28/2018 09:20:33 PM
rw-r--r--
π
i2c-pnx.h
923 bytes
01/28/2018 09:20:33 PM
rw-r--r--
π
i2c-pxa.h
438 bytes
01/28/2018 09:20:33 PM
rw-r--r--
π
i2c-smbus.h
1.94 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
i2c-xiic.h
1.41 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
i2c.h
30.91 KB
11/01/2022 04:52:05 PM
rw-r--r--
π
i7300_idle.h
1.95 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
i8042.h
2.14 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
i8253.h
809 bytes
11/01/2022 04:52:05 PM
rw-r--r--
π
icmp.h
863 bytes
01/28/2018 09:20:33 PM
rw-r--r--
π
icmpv6.h
2.5 KB
11/01/2022 04:52:05 PM
rw-r--r--
π
ide.h
46.27 KB
11/01/2022 04:52:05 PM
rw-r--r--
π
idr.h
7.82 KB
11/01/2022 04:52:05 PM
rw-r--r--
π
ieee80211.h
83.19 KB
11/01/2022 04:52:05 PM
rw-r--r--
π
ieee802154.h
11.5 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
if_arp.h
1.86 KB
11/01/2022 04:52:05 PM
rw-r--r--
π
if_bridge.h
2.65 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
if_eql.h
1.07 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
if_ether.h
1.47 KB
11/01/2022 04:52:05 PM
rw-r--r--
π
if_fddi.h
3.44 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
if_frad.h
2.87 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
if_link.h
554 bytes
01/28/2018 09:20:33 PM
rw-r--r--
π
if_ltalk.h
188 bytes
01/28/2018 09:20:33 PM
rw-r--r--
π
if_macvlan.h
2.2 KB
11/01/2022 04:52:05 PM
rw-r--r--
π
if_phonet.h
319 bytes
01/28/2018 09:20:33 PM
rw-r--r--
π
if_pppol2tp.h
727 bytes
01/28/2018 09:20:33 PM
rw-r--r--
π
if_pppox.h
3.05 KB
11/01/2022 04:52:05 PM
rw-r--r--
π
if_tap.h
2.24 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
if_team.h
7.65 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
if_tun.h
1.14 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
if_tunnel.h
409 bytes
01/28/2018 09:20:33 PM
rw-r--r--
π
if_vlan.h
19.2 KB
11/01/2022 04:52:05 PM
rw-r--r--
π
igmp.h
4.15 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
ihex.h
1.95 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
iio
-
11/17/2022 06:42:23 AM
rwxr-xr-x
π
ima.h
2.53 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
imx-media.h
811 bytes
01/28/2018 09:20:33 PM
rw-r--r--
π
in.h
2.43 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
in6.h
1.85 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
inet.h
2.8 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
inet_diag.h
2.42 KB
11/01/2022 04:52:05 PM
rw-r--r--
π
inetdevice.h
8.25 KB
11/01/2022 04:52:05 PM
rw-r--r--
π
init.h
9.1 KB
11/01/2022 04:52:05 PM
rw-r--r--
π
init_ohci1394_dma.h
196 bytes
01/28/2018 09:20:33 PM
rw-r--r--
π
init_task.h
7.84 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
initrd.h
685 bytes
01/28/2018 09:20:33 PM
rw-r--r--
π
inotify.h
696 bytes
01/28/2018 09:20:33 PM
rw-r--r--
π
input
-
11/17/2022 06:42:23 AM
rwxr-xr-x
π
input-polldev.h
2.17 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
input.h
18.7 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
integrity.h
1.05 KB
11/01/2022 04:52:05 PM
rw-r--r--
π
intel-iommu.h
16.85 KB
11/01/2022 04:52:05 PM
rw-r--r--
π
intel-pti.h
1.56 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
intel-svm.h
4.96 KB
11/01/2022 04:52:05 PM
rw-r--r--
π
interrupt.h
21.15 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
interval_tree.h
831 bytes
01/28/2018 09:20:33 PM
rw-r--r--
π
interval_tree_generic.h
8 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
io-64-nonatomic-hi-lo.h
1.14 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
io-64-nonatomic-lo-hi.h
1.14 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
io-mapping.h
4.36 KB
11/01/2022 04:52:05 PM
rw-r--r--
π
io.h
5.86 KB
11/01/2022 04:52:05 PM
rw-r--r--
π
ioc3.h
3.14 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
ioc4.h
5.78 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
iocontext.h
4.76 KB
11/01/2022 04:52:05 PM
rw-r--r--
π
iomap.h
3.95 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
iommu-common.h
1.41 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
iommu-helper.h
950 bytes
01/28/2018 09:20:33 PM
rw-r--r--
π
iommu.h
21.74 KB
11/01/2022 04:52:05 PM
rw-r--r--
π
iopoll.h
5.72 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
ioport.h
10.74 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
ioprio.h
1.96 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
iova.h
7.03 KB
11/01/2022 04:52:05 PM
rw-r--r--
π
ip.h
1.07 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
ipack.h
8.85 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
ipc.h
695 bytes
01/28/2018 09:20:33 PM
rw-r--r--
π
ipc_namespace.h
4.81 KB
11/01/2022 04:52:05 PM
rw-r--r--
π
ipmi-fru.h
3.64 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
ipmi.h
11.44 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
ipmi_smi.h
8.9 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
ipv6.h
8.92 KB
11/01/2022 04:52:05 PM
rw-r--r--
π
ipv6_route.h
594 bytes
01/28/2018 09:20:33 PM
rw-r--r--
π
irq.h
39.04 KB
11/01/2022 04:52:05 PM
rw-r--r--
π
irq_cpustat.h
949 bytes
01/28/2018 09:20:33 PM
rw-r--r--
π
irq_poll.h
575 bytes
01/28/2018 09:20:33 PM
rw-r--r--
π
irq_sim.h
1.16 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
irq_work.h
1.3 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
irqbypass.h
3.59 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
irqchip
-
11/17/2022 06:42:23 AM
rwxr-xr-x
π
irqchip.h
1.54 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
irqdesc.h
8.15 KB
11/01/2022 04:52:05 PM
rw-r--r--
π
irqdomain.h
19.21 KB
11/01/2022 04:52:05 PM
rw-r--r--
π
irqflags.h
4.82 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
irqhandler.h
362 bytes
01/28/2018 09:20:33 PM
rw-r--r--
π
irqnr.h
856 bytes
01/28/2018 09:20:33 PM
rw-r--r--
π
irqreturn.h
503 bytes
01/28/2018 09:20:33 PM
rw-r--r--
π
isa.h
2.12 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
isapnp.h
3.8 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
iscsi_boot_sysfs.h
4.09 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
iscsi_ibft.h
1.28 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
isdn
-
11/17/2022 06:42:23 AM
rwxr-xr-x
π
isdn.h
22.99 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
isdn_divertif.h
1.27 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
isdn_ppp.h
6.64 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
isdnif.h
19.26 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
isicom.h
1.49 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
jbd2.h
47.14 KB
11/01/2022 04:52:05 PM
rw-r--r--
π
jhash.h
4.62 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
jiffies.h
15.4 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
journal-head.h
2.87 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
joystick.h
1.28 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
jump_label.h
13.32 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
jump_label_ratelimit.h
1.12 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
jz4740-adc.h
1023 bytes
01/28/2018 09:20:33 PM
rw-r--r--
π
jz4780-nemc.h
1.16 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
kallsyms.h
3.59 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
kasan-checks.h
441 bytes
01/28/2018 09:20:33 PM
rw-r--r--
π
kasan.h
4.48 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
kbd_diacr.h
198 bytes
01/28/2018 09:20:33 PM
rw-r--r--
π
kbd_kern.h
3.84 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
kbuild.h
380 bytes
01/28/2018 09:20:33 PM
rw-r--r--
π
kconfig.h
2.53 KB
11/01/2022 04:52:05 PM
rw-r--r--
π
kcore.h
664 bytes
11/01/2022 04:52:05 PM
rw-r--r--
π
kcov.h
802 bytes
01/28/2018 09:20:33 PM
rw-r--r--
π
kdb.h
7.3 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
kdebug.h
487 bytes
01/28/2018 09:20:33 PM
rw-r--r--
π
kdev_t.h
1.8 KB
11/01/2022 04:52:05 PM
rw-r--r--
π
kern_levels.h
1.58 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
kernel-page-flags.h
505 bytes
01/28/2018 09:20:33 PM
rw-r--r--
π
kernel.h
31.26 KB
11/01/2022 04:52:05 PM
rw-r--r--
π
kernel_stat.h
2.5 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
kernelcapi.h
4.45 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
kernfs.h
16.88 KB
11/01/2022 04:52:05 PM
rw-r--r--
π
kexec.h
10.06 KB
11/01/2022 04:52:05 PM
rw-r--r--
π
key-type.h
6.16 KB
11/01/2022 04:52:05 PM
rw-r--r--
π
key.h
12.75 KB
11/01/2022 04:52:05 PM
rw-r--r--
π
keyboard.h
665 bytes
01/28/2018 09:20:33 PM
rw-r--r--
π
kfifo.h
24.84 KB
11/01/2022 04:52:05 PM
rw-r--r--
π
kgdb.h
10.72 KB
11/01/2022 04:52:05 PM
rw-r--r--
π
khugepaged.h
2.36 KB
11/01/2022 04:52:05 PM
rw-r--r--
π
klist.h
1.88 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
kmemleak.h
3.86 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
kmod.h
1.71 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
kmsg_dump.h
2.85 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
kobj_map.h
545 bytes
01/28/2018 09:20:33 PM
rw-r--r--
π
kobject.h
7.62 KB
11/01/2022 04:52:05 PM
rw-r--r--
π
kobject_ns.h
1.9 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
kprobes.h
14.71 KB
11/01/2022 04:52:05 PM
rw-r--r--
π
kref.h
3.28 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
ks0108.h
1.57 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
ks8842.h
1.19 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
ks8851_mll.h
1.04 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
ksm.h
2.89 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
kthread.h
6.7 KB
11/01/2022 04:52:05 PM
rw-r--r--
π
ktime.h
6.71 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
kvm_host.h
37.83 KB
11/01/2022 04:52:05 PM
rw-r--r--
π
kvm_irqfd.h
2.39 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
kvm_para.h
284 bytes
01/28/2018 09:20:33 PM
rw-r--r--
π
kvm_types.h
1.67 KB
11/01/2022 04:52:05 PM
rw-r--r--
π
l2tp.h
261 bytes
01/28/2018 09:20:33 PM
rw-r--r--
π
lapb.h
1.71 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
latencytop.h
1.18 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
lcd.h
4.19 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
lcm.h
275 bytes
01/28/2018 09:20:33 PM
rw-r--r--
π
led-class-flash.h
5.42 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
led-lm3530.h
3.7 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
leds-bd2802.h
642 bytes
01/28/2018 09:20:33 PM
rw-r--r--
π
leds-lp3944.h
1.07 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
leds-lp3952.h
2.5 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
leds-pca9532.h
1.01 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
leds-regulator.h
1.29 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
leds-tca6507.h
1.02 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
leds.h
13.67 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
leds_pwm.h
407 bytes
01/28/2018 09:20:33 PM
rw-r--r--
π
libata.h
64.88 KB
11/01/2022 04:52:05 PM
rw-r--r--
π
libfdt.h
244 bytes
01/28/2018 09:20:33 PM
rw-r--r--
π
libfdt_env.h
494 bytes
11/01/2022 04:52:05 PM
rw-r--r--
π
libgcc.h
1.07 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
libnvdimm.h
7.16 KB
11/01/2022 04:52:05 PM
rw-r--r--
π
libps2.h
1.75 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
license.h
374 bytes
01/28/2018 09:20:33 PM
rw-r--r--
π
lightnvm.h
10.95 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
linkage.h
2.64 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
linux_logo.h
2.06 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
lis3lv02d.h
5 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
list.h
23.71 KB
11/01/2022 04:52:05 PM
rw-r--r--
π
list_bl.h
4.19 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
list_lru.h
6.29 KB
11/01/2022 04:52:05 PM
rw-r--r--
π
list_nulls.h
3.47 KB
11/01/2022 04:52:05 PM
rw-r--r--
π
list_sort.h
277 bytes
01/28/2018 09:20:33 PM
rw-r--r--
π
livepatch.h
6.94 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
llc.h
749 bytes
01/28/2018 09:20:33 PM
rw-r--r--
π
llist.h
9.15 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
lockd
-
11/17/2022 06:42:23 AM
rwxr-xr-x
π
lockdep.h
18.61 KB
11/01/2022 04:52:05 PM
rw-r--r--
π
lockref.h
1.45 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
log2.h
5.48 KB
11/01/2022 04:52:05 PM
rw-r--r--
π
logic_pio.h
3.24 KB
11/01/2022 04:52:05 PM
rw-r--r--
π
lp.h
2.76 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
lru_cache.h
12.42 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
lsm_audit.h
2.73 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
lsm_hooks.h
88.04 KB
11/01/2022 04:52:05 PM
rw-r--r--
π
lz4.h
26.44 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
lzo.h
1.37 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
mISDNdsp.h
1.19 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
mISDNhw.h
5.78 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
mISDNif.h
14.91 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
mailbox
-
11/17/2022 06:42:23 AM
rwxr-xr-x
π
mailbox_client.h
1.79 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
mailbox_controller.h
5.4 KB
11/01/2022 04:52:05 PM
rw-r--r--
π
maple.h
2.71 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
marvell_phy.h
1.17 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
math64.h
6.42 KB
11/01/2022 04:52:05 PM
rw-r--r--
π
max17040_battery.h
474 bytes
01/28/2018 09:20:33 PM
rw-r--r--
π
mbcache.h
1.57 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
mbus.h
3.09 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
mc146818rtc.h
4.46 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
mc6821.h
1.18 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
mcb.h
3.88 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
mdev.h
4.9 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
mdio-bitbang.h
1.18 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
mdio-mux.h
1021 bytes
01/28/2018 09:20:33 PM
rw-r--r--
π
mdio.h
9.01 KB
11/01/2022 04:52:05 PM
rw-r--r--
π
mei_cl_bus.h
3.28 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
mem_encrypt.h
1.21 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
memblock.h
14.6 KB
11/01/2022 04:52:05 PM
rw-r--r--
π
memcontrol.h
29.63 KB
11/01/2022 04:52:05 PM
rw-r--r--
π
memory.h
4.52 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
memory_hotplug.h
10.29 KB
11/01/2022 04:52:05 PM
rw-r--r--
π
mempolicy.h
7.44 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
mempool.h
2.39 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
memremap.h
7.15 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
memstick.h
9.73 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
mfd
-
11/17/2022 06:42:23 AM
rwxr-xr-x
π
mic_bus.h
3.2 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
micrel_phy.h
1.42 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
microchipphy.h
2.84 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
migrate.h
10.02 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
migrate_mode.h
758 bytes
01/28/2018 09:20:33 PM
rw-r--r--
π
mii.h
8.74 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
miscdevice.h
2.81 KB
11/01/2022 04:52:05 PM
rw-r--r--
π
mlx4
-
11/17/2022 06:42:23 AM
rwxr-xr-x
π
mlx5
-
11/17/2022 06:42:23 AM
rwxr-xr-x
π
mm-arch-hooks.h
679 bytes
01/28/2018 09:20:33 PM
rw-r--r--
π
mm.h
85.89 KB
11/01/2022 04:52:05 PM
rw-r--r--
π
mm_inline.h
3.44 KB
11/01/2022 04:52:05 PM
rw-r--r--
π
mm_types.h
19.25 KB
11/01/2022 04:52:05 PM
rw-r--r--
π
mm_types_task.h
2.4 KB
11/01/2022 04:52:05 PM
rw-r--r--
π
mman.h
3.26 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
mmc
-
11/17/2022 06:42:23 AM
rwxr-xr-x
π
mmdebug.h
2.32 KB
11/01/2022 04:52:05 PM
rw-r--r--
π
mmiotrace.h
3.05 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
mmu_context.h
378 bytes
01/28/2018 09:20:33 PM
rw-r--r--
π
mmu_notifier.h
15.84 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
mmzone.h
39.66 KB
11/01/2022 04:52:05 PM
rw-r--r--
π
mnt_namespace.h
617 bytes
11/01/2022 04:52:05 PM
rw-r--r--
π
mod_devicetable.h
19.35 KB
11/01/2022 04:52:05 PM
rw-r--r--
π
module.h
22.23 KB
11/01/2022 04:52:05 PM
rw-r--r--
π
moduleloader.h
2.72 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
moduleparam.h
19.42 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
mount.h
3.45 KB
11/01/2022 04:52:05 PM
rw-r--r--
π
mpage.h
761 bytes
01/28/2018 09:20:33 PM
rw-r--r--
π
mpi.h
5.17 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
mpls.h
394 bytes
01/28/2018 09:20:33 PM
rw-r--r--
π
mpls_iptunnel.h
178 bytes
01/28/2018 09:20:33 PM
rw-r--r--
π
mroute.h
4.71 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
mroute6.h
3.27 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
msdos_fs.h
273 bytes
01/28/2018 09:20:33 PM
rw-r--r--
π
msg.h
1.02 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
msi.h
11.79 KB
11/01/2022 04:52:05 PM
rw-r--r--
π
mtd
-
11/17/2022 06:42:23 AM
rwxr-xr-x
π
mutex.h
6.91 KB
11/01/2022 04:52:05 PM
rw-r--r--
π
mux
-
11/17/2022 06:42:23 AM
rwxr-xr-x
π
mv643xx.h
52.4 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
mv643xx_eth.h
1.95 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
mv643xx_i2c.h
545 bytes
01/28/2018 09:20:33 PM
rw-r--r--
π
mvebu-pmsu.h
520 bytes
01/28/2018 09:20:33 PM
rw-r--r--
π
mxm-wmi.h
1.05 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
n_r3964.h
4.06 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
namei.h
3.41 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
nd.h
5.71 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
net.h
11.33 KB
11/01/2022 04:52:05 PM
rw-r--r--
π
netdev_features.h
9.39 KB
11/01/2022 04:52:05 PM
rw-r--r--
π
netdevice.h
140.44 KB
11/01/2022 04:52:05 PM
rw-r--r--
π
netfilter
-
11/17/2022 06:42:23 AM
rwxr-xr-x
π
netfilter.h
11.74 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
netfilter_arp
-
11/17/2022 06:42:23 AM
rwxr-xr-x
π
netfilter_bridge
-
11/17/2022 06:42:23 AM
rwxr-xr-x
π
netfilter_bridge.h
1.82 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
netfilter_defs.h
239 bytes
01/28/2018 09:20:33 PM
rw-r--r--
π
netfilter_ingress.h
1.44 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
netfilter_ipv4
-
11/17/2022 06:42:23 AM
rwxr-xr-x
π
netfilter_ipv4.h
424 bytes
01/28/2018 09:20:33 PM
rw-r--r--
π
netfilter_ipv6
-
11/17/2022 06:42:23 AM
rwxr-xr-x
π
netfilter_ipv6.h
1.43 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
netlink.h
6.87 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
netpoll.h
2.69 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
nfs.h
1.31 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
nfs3.h
260 bytes
01/28/2018 09:20:33 PM
rw-r--r--
π
nfs4.h
17.5 KB
11/01/2022 04:52:05 PM
rw-r--r--
π
nfs_fs.h
16.08 KB
11/01/2022 04:52:05 PM
rw-r--r--
π
nfs_fs_i.h
308 bytes
01/28/2018 09:20:33 PM
rw-r--r--
π
nfs_fs_sb.h
8.81 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
nfs_iostat.h
4.18 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
nfs_page.h
6.26 KB
11/01/2022 04:52:05 PM
rw-r--r--
π
nfs_xdr.h
38.79 KB
11/01/2022 04:52:05 PM
rw-r--r--
π
nfsacl.h
1.15 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
nl802154.h
4.23 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
nls.h
3.08 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
nmi.h
6.56 KB
11/01/2022 04:52:05 PM
rw-r--r--
π
node.h
3 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
nodemask.h
17.08 KB
11/01/2022 04:52:05 PM
rw-r--r--
π
nospec.h
2.14 KB
11/01/2022 04:52:05 PM
rw-r--r--
π
notifier.h
7.72 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
ns_common.h
235 bytes
01/28/2018 09:20:33 PM
rw-r--r--
π
nsc_gpio.h
1.42 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
nsproxy.h
2.48 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
ntb.h
46.52 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
ntb_transport.h
3.8 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
nubus.h
4.13 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
numa.h
292 bytes
01/28/2018 09:20:33 PM
rw-r--r--
π
nvme-fc-driver.h
38.22 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
nvme-fc.h
8.34 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
nvme-rdma.h
2.44 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
nvme.h
26.61 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
nvmem-consumer.h
4.35 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
nvmem-provider.h
1.52 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
nvram.h
495 bytes
01/28/2018 09:20:33 PM
rw-r--r--
π
of.h
40.4 KB
11/01/2022 04:52:05 PM
rw-r--r--
π
of_address.h
4.47 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
of_device.h
3.04 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
of_dma.h
2.45 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
of_fdt.h
4.19 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
of_gpio.h
4.39 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
of_graph.h
3.56 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
of_iommu.h
1 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
of_irq.h
3.6 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
of_mdio.h
2.98 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
of_net.h
708 bytes
01/28/2018 09:20:33 PM
rw-r--r--
π
of_pci.h
2.23 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
of_pdt.h
1.4 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
of_platform.h
4.1 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
of_reserved_mem.h
2.35 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
oid_registry.h
3.87 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
olpc-ec.h
1.08 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
omap-dma.h
10.5 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
omap-dmaengine.h
583 bytes
01/28/2018 09:20:33 PM
rw-r--r--
π
omap-gpmc.h
2.22 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
omap-iommu.h
520 bytes
01/28/2018 09:20:33 PM
rw-r--r--
π
omap-mailbox.h
777 bytes
01/28/2018 09:20:33 PM
rw-r--r--
π
omapfb.h
1.22 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
once.h
1.84 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
oom.h
3.15 KB
11/01/2022 04:52:05 PM
rw-r--r--
π
openvswitch.h
844 bytes
01/28/2018 09:20:33 PM
rw-r--r--
π
oprofile.h
6.1 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
osq_lock.h
1.04 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
overflow.h
9.26 KB
11/01/2022 04:52:05 PM
rw-r--r--
π
oxu210hp.h
197 bytes
01/28/2018 09:20:33 PM
rw-r--r--
π
padata.h
5.82 KB
11/01/2022 04:52:05 PM
rw-r--r--
π
page-flags-layout.h
2.99 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
page-flags.h
23.91 KB
11/01/2022 04:52:05 PM
rw-r--r--
π
page-isolation.h
1.9 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
page_counter.h
1.46 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
page_ext.h
1.89 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
page_idle.h
2.62 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
page_owner.h
2.3 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
page_ref.h
4.99 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
pageblock-flags.h
3.28 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
pagemap.h
19.02 KB
11/01/2022 04:52:05 PM
rw-r--r--
π
pagevec.h
2.3 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
parman.h
2.87 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
parport.h
17.84 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
parport_pc.h
6.56 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
parser.h
1.04 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
pata_arasan_cf_data.h
1.22 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
patchkey.h
757 bytes
01/28/2018 09:20:33 PM
rw-r--r--
π
path.h
572 bytes
01/28/2018 09:20:33 PM
rw-r--r--
π
pch_dma.h
999 bytes
01/28/2018 09:20:33 PM
rw-r--r--
π
pci-acpi.h
3.44 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
pci-aspm.h
882 bytes
11/01/2022 04:52:05 PM
rw-r--r--
π
pci-ats.h
1.39 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
pci-dma-compat.h
4.41 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
pci-dma.h
454 bytes
01/28/2018 09:20:33 PM
rw-r--r--
π
pci-ecam.h
2.54 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
pci-ep-cfs.h
1.09 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
pci-epc.h
5.38 KB
11/01/2022 04:52:05 PM
rw-r--r--
π
pci-epf.h
4.83 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
pci.h
81.59 KB
11/01/2022 04:52:05 PM
rw-r--r--
π
pci_hotplug.h
6.91 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
pci_ids.h
120.12 KB
11/01/2022 04:52:05 PM
rw-r--r--
π
pcieport_if.h
2.35 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
pda_power.h
1.12 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
pe.h
15.6 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
percpu-defs.h
18.13 KB
11/01/2022 04:52:05 PM
rw-r--r--
π
percpu-refcount.h
9.93 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
percpu-rwsem.h
4.09 KB
11/01/2022 04:52:05 PM
rw-r--r--
π
percpu.h
5.02 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
percpu_counter.h
4.26 KB
11/01/2022 04:52:05 PM
rw-r--r--
π
percpu_ida.h
2.32 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
perf
-
11/17/2022 06:42:23 AM
rwxr-xr-x
π
perf_event.h
38.74 KB
11/01/2022 04:52:05 PM
rw-r--r--
π
perf_regs.h
1.02 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
personality.h
393 bytes
01/28/2018 09:20:33 PM
rw-r--r--
π
pfn.h
666 bytes
01/28/2018 09:20:33 PM
rw-r--r--
π
pfn_t.h
3.23 KB
11/01/2022 04:52:05 PM
rw-r--r--
π
phonet.h
1.12 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
phy
-
11/17/2022 06:42:23 AM
rwxr-xr-x
π
phy.h
31.11 KB
11/01/2022 04:52:05 PM
rw-r--r--
π
phy_fixed.h
1.64 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
phy_led_triggers.h
1.46 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
phylink.h
5.06 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
pid.h
5.77 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
pid_namespace.h
2.33 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
pim.h
2.67 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
pinctrl
-
11/17/2022 06:42:23 AM
rwxr-xr-x
π
pipe_fs_i.h
6.46 KB
11/01/2022 04:52:05 PM
rw-r--r--
π
pkeys.h
916 bytes
01/28/2018 09:20:33 PM
rw-r--r--
π
pktcdvd.h
5.87 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
pl320-ipc.h
758 bytes
01/28/2018 09:20:33 PM
rw-r--r--
π
platform_data
-
11/17/2022 06:42:23 AM
rwxr-xr-x
π
platform_device.h
12.43 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
plist.h
8.69 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
pm-trace.h
940 bytes
01/28/2018 09:20:33 PM
rw-r--r--
π
pm.h
34.21 KB
11/01/2022 04:52:05 PM
rw-r--r--
π
pm2301_charger.h
1.68 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
pm_clock.h
2.45 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
pm_domain.h
9.03 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
pm_opp.h
10.08 KB
11/01/2022 04:52:05 PM
rw-r--r--
π
pm_qos.h
8.51 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
pm_runtime.h
8.52 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
pm_wakeirq.h
1.31 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
pm_wakeup.h
6.61 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
pmbus.h
1.58 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
pmu.h
2.34 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
pnfs_osd_xdr.h
9.27 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
pnp.h
14.89 KB
11/01/2022 04:52:05 PM
rw-r--r--
π
poison.h
2.66 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
poll.h
3.24 KB
11/01/2022 04:52:05 PM
rw-r--r--
π
posix-clock.h
4.55 KB
11/01/2022 04:52:05 PM
rw-r--r--
π
posix-timers.h
3.55 KB
11/01/2022 04:52:05 PM
rw-r--r--
π
posix_acl.h
3.06 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
posix_acl_xattr.h
1.58 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
power
-
11/17/2022 06:42:23 AM
rwxr-xr-x
π
power_supply.h
13.41 KB
11/01/2022 04:52:05 PM
rw-r--r--
π
powercap.h
12.59 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
ppp-comp.h
3.1 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
ppp_channel.h
3.07 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
ppp_defs.h
454 bytes
01/28/2018 09:20:33 PM
rw-r--r--
π
pps-gpio.h
1.01 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
pps_kernel.h
3.55 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
pr.h
566 bytes
01/28/2018 09:20:33 PM
rw-r--r--
π
prandom.h
2.81 KB
11/01/2022 04:52:05 PM
rw-r--r--
π
preempt.h
9.33 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
prefetch.h
1.54 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
prime_numbers.h
1.35 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
printk.h
15.24 KB
11/01/2022 04:52:05 PM
rw-r--r--
π
proc_fs.h
3.26 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
proc_ns.h
2.44 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
processor.h
2.14 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
profile.h
2.68 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
projid.h
2.34 KB
11/01/2022 04:52:05 PM
rw-r--r--
π
property.h
9.79 KB
11/01/2022 04:52:05 PM
rw-r--r--
π
psci.h
1.87 KB
11/01/2022 04:52:05 PM
rw-r--r--
π
pstore.h
7.58 KB
11/01/2022 04:52:05 PM
rw-r--r--
π
pstore_ram.h
2.89 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
pti.h
240 bytes
11/01/2022 04:52:05 PM
rw-r--r--
π
ptp_classify.h
2.89 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
ptp_clock_kernel.h
8.56 KB
11/01/2022 04:52:05 PM
rw-r--r--
π
ptr_ring.h
16.29 KB
11/01/2022 04:52:05 PM
rw-r--r--
π
ptrace.h
14.57 KB
11/01/2022 04:52:05 PM
rw-r--r--
π
purgatory.h
589 bytes
01/28/2018 09:20:33 PM
rw-r--r--
π
pvclock_gtod.h
548 bytes
01/28/2018 09:20:33 PM
rw-r--r--
π
pwm.h
16.8 KB
11/01/2022 04:52:05 PM
rw-r--r--
π
pwm_backlight.h
740 bytes
01/28/2018 09:20:33 PM
rw-r--r--
π
pxa168_eth.h
728 bytes
01/28/2018 09:20:33 PM
rw-r--r--
π
pxa2xx_ssp.h
9.8 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
qcom_scm.h
4.12 KB
11/01/2022 04:52:05 PM
rw-r--r--
π
qed
-
11/17/2022 06:42:23 AM
rwxr-xr-x
π
qnx6_fs.h
3.27 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
quicklist.h
2.13 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
quota.h
18.87 KB
11/01/2022 04:52:05 PM
rw-r--r--
π
quotaops.h
10.17 KB
11/01/2022 04:52:05 PM
rw-r--r--
π
radix-tree.h
21.77 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
raid
-
11/17/2022 06:42:23 AM
rwxr-xr-x
π
raid_class.h
2.08 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
ramfs.h
762 bytes
01/28/2018 09:20:33 PM
rw-r--r--
π
random.h
3.99 KB
11/01/2022 04:52:05 PM
rw-r--r--
π
range.h
651 bytes
01/28/2018 09:20:33 PM
rw-r--r--
π
ras.h
1.18 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
ratelimit.h
2.81 KB
11/01/2022 04:52:05 PM
rw-r--r--
π
rational.h
639 bytes
01/28/2018 09:20:33 PM
rw-r--r--
π
rbtree.h
5.36 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
rbtree_augmented.h
8.67 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
rbtree_latch.h
6.62 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
rcu_node_tree.h
4.34 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
rcu_segcblist.h
3.26 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
rcu_sync.h
2.57 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
rculist.h
23.53 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
rculist_bl.h
4.36 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
rculist_nulls.h
6.17 KB
11/01/2022 04:52:05 PM
rw-r--r--
π
rcupdate.h
32.58 KB
11/01/2022 04:52:05 PM
rw-r--r--
π
rcupdate_wait.h
1.63 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
rcutiny.h
3.64 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
rcutree.h
3.56 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
rcuwait.h
1.82 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
reboot-mode.h
600 bytes
01/28/2018 09:20:33 PM
rw-r--r--
π
reboot.h
2.05 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
reciprocal_div.h
1.01 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
refcount.h
2.6 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
regmap.h
42.34 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
regset.h
15.08 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
regulator
-
11/17/2022 06:42:23 AM
rwxr-xr-x
π
relay.h
8.84 KB
11/01/2022 04:52:05 PM
rw-r--r--
π
remoteproc
-
11/17/2022 06:42:23 AM
rwxr-xr-x
π
remoteproc.h
18.48 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
reservation.h
8.12 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
reset
-
11/17/2022 06:42:23 AM
rwxr-xr-x
π
reset-controller.h
2.16 KB
11/01/2022 04:52:05 PM
rw-r--r--
π
reset.h
13.69 KB
11/01/2022 04:52:05 PM
rw-r--r--
π
resource.h
339 bytes
01/28/2018 09:20:33 PM
rw-r--r--
π
resource_ext.h
2.22 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
restart_block.h
1.11 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
rfkill.h
9.89 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
rhashtable.h
38.24 KB
11/01/2022 04:52:05 PM
rw-r--r--
π
ring_buffer.h
6.79 KB
11/01/2022 04:52:05 PM
rw-r--r--
π
rio.h
19.23 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
rio_drv.h
14.71 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
rio_ids.h
1.29 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
rio_regs.h
19.27 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
rmap.h
8.92 KB
11/01/2022 04:52:05 PM
rw-r--r--
π
rmi.h
12.13 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
rndis.h
16.86 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
rodata_test.h
559 bytes
01/28/2018 09:20:33 PM
rw-r--r--
π
root_dev.h
579 bytes
01/28/2018 09:20:33 PM
rw-r--r--
π
rpmsg
-
11/17/2022 06:42:23 AM
rwxr-xr-x
π
rpmsg.h
8.37 KB
11/01/2022 04:52:05 PM
rw-r--r--
π
rslib.h
2.99 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
rtc
-
11/17/2022 06:42:23 AM
rwxr-xr-x
π
rtc.h
8.71 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
rtmutex.h
3.47 KB
11/01/2022 04:52:05 PM
rw-r--r--
π
rtnetlink.h
4.27 KB
11/01/2022 04:52:05 PM
rw-r--r--
π
rtsx_common.h
1.44 KB
11/01/2022 04:52:05 PM
rw-r--r--
π
rtsx_pci.h
40.14 KB
11/01/2022 04:52:05 PM
rw-r--r--
π
rtsx_usb.h
15.95 KB
11/01/2022 04:52:05 PM
rw-r--r--
π
rwlock.h
4.35 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
rwlock_api_smp.h
7.67 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
rwlock_types.h
1.12 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
rwsem-spinlock.h
1.58 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
rwsem.h
6 KB
11/01/2022 04:52:05 PM
rw-r--r--
π
s3c_adc_battery.h
971 bytes
01/28/2018 09:20:33 PM
rw-r--r--
π
sa11x0-dma.h
572 bytes
01/28/2018 09:20:33 PM
rw-r--r--
π
sbitmap.h
13.56 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
scatterlist.h
13.29 KB
11/01/2022 04:52:05 PM
rw-r--r--
π
scc.h
2.84 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
sched
-
11/17/2022 06:42:23 AM
rwxr-xr-x
π
sched.h
47.45 KB
11/01/2022 04:52:05 PM
rw-r--r--
π
sched_clock.h
661 bytes
01/28/2018 09:20:33 PM
rw-r--r--
π
scif.h
58.85 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
scpi_protocol.h
2.58 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
screen_info.h
191 bytes
01/28/2018 09:20:33 PM
rw-r--r--
π
sctp.h
21.92 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
scx200.h
1.82 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
scx200_gpio.h
2.38 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
sdb.h
4.17 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
sdla.h
6.9 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
seccomp.h
2.66 KB
11/01/2022 04:52:05 PM
rw-r--r--
π
securebits.h
239 bytes
01/28/2018 09:20:33 PM
rw-r--r--
π
security.h
47.81 KB
11/01/2022 04:52:05 PM
rw-r--r--
π
sed-opal.h
1.94 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
seg6.h
121 bytes
01/28/2018 09:20:33 PM
rw-r--r--
π
seg6_genl.h
136 bytes
01/28/2018 09:20:33 PM
rw-r--r--
π
seg6_hmac.h
136 bytes
01/28/2018 09:20:33 PM
rw-r--r--
π
seg6_iptunnel.h
148 bytes
01/28/2018 09:20:33 PM
rw-r--r--
π
seg6_local.h
100 bytes
01/28/2018 09:20:33 PM
rw-r--r--
π
selection.h
1.41 KB
11/01/2022 04:52:05 PM
rw-r--r--
π
selinux.h
910 bytes
01/28/2018 09:20:33 PM
rw-r--r--
π
sem.h
2.02 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
semaphore.h
1.36 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
seq_buf.h
3.15 KB
11/01/2022 04:52:05 PM
rw-r--r--
π
seq_file.h
6.68 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
seq_file_net.h
713 bytes
01/28/2018 09:20:33 PM
rw-r--r--
π
seqlock.h
16.48 KB
11/01/2022 04:52:05 PM
rw-r--r--
π
seqno-fence.h
3.96 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
serdev.h
9.48 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
serial.h
630 bytes
01/28/2018 09:20:33 PM
rw-r--r--
π
serial_8250.h
6.01 KB
11/01/2022 04:52:05 PM
rw-r--r--
π
serial_bcm63xx.h
4.73 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
serial_core.h
17.19 KB
11/01/2022 04:52:05 PM
rw-r--r--
π
serial_max3100.h
1.39 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
serial_pnx8xxx.h
2.61 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
serial_s3c.h
9.24 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
serial_sci.h
1.57 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
serio.h
4.42 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
set_memory.h
740 bytes
01/28/2018 09:20:33 PM
rw-r--r--
π
sfi.h
5.75 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
sfi_acpi.h
3.39 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
sfp.h
10.4 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
sh_clk.h
5.96 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
sh_dma.h
3.61 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
sh_eth.h
417 bytes
01/28/2018 09:20:33 PM
rw-r--r--
π
sh_intc.h
3.42 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
sh_timer.h
172 bytes
01/28/2018 09:20:33 PM
rw-r--r--
π
shdma-base.h
4.41 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
shm.h
1.71 KB
11/01/2022 04:52:05 PM
rw-r--r--
π
shmem_fs.h
5.33 KB
11/01/2022 04:52:05 PM
rw-r--r--
π
shrinker.h
2.82 KB
11/01/2022 04:52:05 PM
rw-r--r--
π
signal.h
12.57 KB
11/01/2022 04:52:05 PM
rw-r--r--
π
signal_types.h
1.13 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
signalfd.h
817 bytes
01/28/2018 09:20:33 PM
rw-r--r--
π
siphash.h
5.59 KB
11/01/2022 04:52:05 PM
rw-r--r--
π
sirfsoc_dma.h
162 bytes
01/28/2018 09:20:33 PM
rw-r--r--
π
sizes.h
1.26 KB
11/01/2022 04:52:05 PM
rw-r--r--
π
skb_array.h
5.17 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
skbuff.h
120.16 KB
11/01/2022 04:52:05 PM
rw-r--r--
π
slab.h
21.45 KB
11/01/2022 04:52:05 PM
rw-r--r--
π
slab_def.h
2.37 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
slub_def.h
5.44 KB
11/01/2022 04:52:05 PM
rw-r--r--
π
sm501-regs.h
11.76 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
sm501.h
4.63 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
smc911x.h
294 bytes
01/28/2018 09:20:33 PM
rw-r--r--
π
smc91x.h
1.57 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
smp.h
5.67 KB
11/01/2022 04:52:05 PM
rw-r--r--
π
smpboot.h
2.17 KB
11/01/2022 04:52:05 PM
rw-r--r--
π
smsc911x.h
2.29 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
smscphy.h
1.25 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
soc
-
11/17/2022 06:42:17 AM
rwxr-xr-x
π
sock_diag.h
2.16 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
socket.h
11.35 KB
11/01/2022 04:52:05 PM
rw-r--r--
π
sonet.h
469 bytes
01/28/2018 09:20:33 PM
rw-r--r--
π
sony-laptop.h
1.28 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
sonypi.h
2.35 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
sort.h
247 bytes
01/28/2018 09:20:33 PM
rw-r--r--
π
sound.h
807 bytes
01/28/2018 09:20:33 PM
rw-r--r--
π
soundcard.h
1.59 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
spi
-
11/17/2022 06:42:23 AM
rwxr-xr-x
π
spinlock.h
11.04 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
spinlock_api_smp.h
5.4 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
spinlock_api_up.h
3.31 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
spinlock_types.h
1.99 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
spinlock_types_up.h
726 bytes
01/28/2018 09:20:33 PM
rw-r--r--
π
spinlock_up.h
2.16 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
splice.h
3.01 KB
11/01/2022 04:52:05 PM
rw-r--r--
π
spmi.h
5.95 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
sram.h
844 bytes
01/28/2018 09:20:33 PM
rw-r--r--
π
srcu.h
6.38 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
srcutiny.h
3.18 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
srcutree.h
5.15 KB
11/01/2022 04:52:05 PM
rw-r--r--
π
ssb
-
11/17/2022 06:42:23 AM
rwxr-xr-x
π
ssbi.h
1.11 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
stackdepot.h
967 bytes
01/28/2018 09:20:33 PM
rw-r--r--
π
stackprotector.h
324 bytes
01/28/2018 09:20:33 PM
rw-r--r--
π
stacktrace.h
1.45 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
start_kernel.h
334 bytes
01/28/2018 09:20:33 PM
rw-r--r--
π
stat.h
1.18 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
statfs.h
1.31 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
static_key.h
30 bytes
01/28/2018 09:20:33 PM
rw-r--r--
π
stddef.h
620 bytes
01/28/2018 09:20:33 PM
rw-r--r--
π
ste_modem_shm.h
1.59 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
stm.h
4.75 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
stmmac.h
5.39 KB
11/01/2022 04:52:05 PM
rw-r--r--
π
stmp3xxx_rtc_wdt.h
332 bytes
01/28/2018 09:20:33 PM
rw-r--r--
π
stmp_device.h
619 bytes
01/28/2018 09:20:33 PM
rw-r--r--
π
stop_machine.h
4.68 KB
11/01/2022 04:52:05 PM
rw-r--r--
π
string.h
14.97 KB
11/01/2022 04:52:05 PM
rw-r--r--
π
string_helpers.h
2.17 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
stringhash.h
2.65 KB
11/01/2022 04:52:05 PM
rw-r--r--
π
stringify.h
341 bytes
01/28/2018 09:20:33 PM
rw-r--r--
π
sudmac.h
1.24 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
sungem_phy.h
3.94 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
sunrpc
-
11/17/2022 06:42:23 AM
rwxr-xr-x
π
sunserialcore.h
1.08 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
sunxi-rsb.h
2.89 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
superhyway.h
2.81 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
suspend.h
19.13 KB
11/01/2022 04:52:05 PM
rw-r--r--
π
svga.h
3.75 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
sw842.h
328 bytes
01/28/2018 09:20:33 PM
rw-r--r--
π
swab.h
569 bytes
11/01/2022 04:52:05 PM
rw-r--r--
π
swait.h
9.33 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
swap.h
21.58 KB
11/01/2022 04:52:05 PM
rw-r--r--
π
swap_cgroup.h
971 bytes
01/28/2018 09:20:33 PM
rw-r--r--
π
swap_slots.h
840 bytes
01/28/2018 09:20:33 PM
rw-r--r--
π
swapfile.h
556 bytes
11/01/2022 04:52:05 PM
rw-r--r--
π
swapops.h
9.27 KB
11/01/2022 04:52:05 PM
rw-r--r--
π
swiotlb.h
3.8 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
switchtec.h
8.1 KB
11/01/2022 04:52:05 PM
rw-r--r--
π
sxgbe_platform.h
1.34 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
sync_file.h
1.57 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
synclink.h
989 bytes
01/28/2018 09:20:33 PM
rw-r--r--
π
sys.h
960 bytes
01/28/2018 09:20:33 PM
rw-r--r--
π
sys_soc.h
1.21 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
syscalls.h
39.85 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
syscore_ops.h
635 bytes
01/28/2018 09:20:33 PM
rw-r--r--
π
sysctl.h
7.36 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
sysfs.h
15.41 KB
11/01/2022 04:52:05 PM
rw-r--r--
π
syslog.h
1.89 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
sysrq.h
1.79 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
sysv_fs.h
9.03 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
t10-pi.h
1.21 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
task_io_accounting.h
1.13 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
task_io_accounting_ops.h
2.55 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
task_work.h
617 bytes
01/28/2018 09:20:33 PM
rw-r--r--
π
taskstats_kern.h
957 bytes
01/28/2018 09:20:33 PM
rw-r--r--
π
tboot.h
3.99 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
tc.h
3.45 KB
11/01/2022 04:52:05 PM
rw-r--r--
π
tca6416_keypad.h
847 bytes
01/28/2018 09:20:33 PM
rw-r--r--
π
tcp.h
15.13 KB
11/01/2022 04:52:05 PM
rw-r--r--
π
tee_drv.h
8.27 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
textsearch.h
4.73 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
textsearch_fsm.h
1.19 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
tfrc.h
1.89 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
thermal.h
19.62 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
thinkpad_acpi.h
320 bytes
01/28/2018 09:20:33 PM
rw-r--r--
π
thread_info.h
4.1 KB
11/01/2022 04:52:05 PM
rw-r--r--
π
threads.h
1.28 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
thunderbolt.h
19.02 KB
11/01/2022 04:52:05 PM
rw-r--r--
π
ti_wilink_st.h
14.07 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
tick.h
7.88 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
tifm.h
4.8 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
timb_dma.h
1.74 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
timb_gpio.h
1.28 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
time.h
3.71 KB
11/01/2022 04:52:05 PM
rw-r--r--
π
time32.h
5.64 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
time64.h
4.01 KB
11/01/2022 04:52:05 PM
rw-r--r--
π
timecounter.h
4.58 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
timekeeper_internal.h
5.01 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
timekeeping.h
5.17 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
timekeeping32.h
3.13 KB
11/01/2022 04:52:05 PM
rw-r--r--
π
timer.h
6.74 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
timerfd.h
508 bytes
01/28/2018 09:20:33 PM
rw-r--r--
π
timeriomem-rng.h
475 bytes
01/28/2018 09:20:33 PM
rw-r--r--
π
timerqueue.h
1.18 KB
11/01/2022 04:52:05 PM
rw-r--r--
π
timex.h
6.61 KB
11/01/2022 04:52:05 PM
rw-r--r--
π
tnum.h
2.74 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
topology.h
4.85 KB
11/01/2022 04:52:05 PM
rw-r--r--
π
torture.h
3.58 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
toshiba.h
904 bytes
01/28/2018 09:20:33 PM
rw-r--r--
π
tpm.h
3 KB
11/01/2022 04:52:05 PM
rw-r--r--
π
tpm_command.h
847 bytes
01/28/2018 09:20:33 PM
rw-r--r--
π
trace.h
964 bytes
01/28/2018 09:20:33 PM
rw-r--r--
π
trace_clock.h
667 bytes
01/28/2018 09:20:33 PM
rw-r--r--
π
trace_events.h
16.65 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
trace_seq.h
3.74 KB
11/01/2022 04:52:05 PM
rw-r--r--
π
tracefs.h
1.19 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
tracehook.h
7.08 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
tracepoint-defs.h
778 bytes
01/28/2018 09:20:33 PM
rw-r--r--
π
tracepoint.h
16.26 KB
11/01/2022 04:52:05 PM
rw-r--r--
π
transport_class.h
2.5 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
ts-nbus.h
532 bytes
01/28/2018 09:20:33 PM
rw-r--r--
π
tsacct_kern.h
1.2 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
tty.h
28.03 KB
11/01/2022 04:52:05 PM
rw-r--r--
π
tty_driver.h
15.45 KB
11/01/2022 04:52:05 PM
rw-r--r--
π
tty_flip.h
1.62 KB
11/01/2022 04:52:05 PM
rw-r--r--
π
tty_ldisc.h
7.69 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
typecheck.h
624 bytes
01/28/2018 09:20:33 PM
rw-r--r--
π
types.h
5.61 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
u64_stats_sync.h
5.43 KB
11/01/2022 04:52:05 PM
rw-r--r--
π
uaccess.h
9.95 KB
11/01/2022 04:52:05 PM
rw-r--r--
π
ucb1400.h
4.26 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
ucs2_string.h
662 bytes
01/28/2018 09:20:33 PM
rw-r--r--
π
udp.h
3.65 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
uidgid.h
4.07 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
uio.h
7.66 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
uio_driver.h
4.07 KB
11/01/2022 04:52:05 PM
rw-r--r--
π
ulpi
-
11/17/2022 06:42:23 AM
rwxr-xr-x
π
umh.h
1.79 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
unaligned
-
11/17/2022 06:42:23 AM
rwxr-xr-x
π
uprobes.h
6.28 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
usb
-
11/17/2022 06:42:23 AM
rwxr-xr-x
π
usb.h
75.46 KB
11/01/2022 04:52:05 PM
rw-r--r--
π
usb_usual.h
3.58 KB
11/01/2022 04:52:05 PM
rw-r--r--
π
usbdevice_fs.h
2.18 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
user-return-notifier.h
1.18 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
user.h
22 bytes
01/28/2018 09:20:33 PM
rw-r--r--
π
user_namespace.h
4.34 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
userfaultfd_k.h
3.57 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
util_macros.h
1.17 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
uts.h
388 bytes
01/28/2018 09:20:33 PM
rw-r--r--
π
utsname.h
1.72 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
uuid.h
2.35 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
uwb
-
11/17/2022 06:42:23 AM
rwxr-xr-x
π
uwb.h
25.22 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
verification.h
1.57 KB
11/01/2022 04:52:05 PM
rw-r--r--
π
vermagic.h
1.05 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
vexpress.h
1.44 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
vfio.h
6.32 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
vfs.h
116 bytes
01/28/2018 09:20:33 PM
rw-r--r--
π
vga_switcheroo.h
8.4 KB
11/01/2022 04:52:05 PM
rw-r--r--
π
vgaarb.h
5.12 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
via-core.h
7.27 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
via-gpio.h
334 bytes
01/28/2018 09:20:33 PM
rw-r--r--
π
via.h
932 bytes
01/28/2018 09:20:33 PM
rw-r--r--
π
via_i2c.h
1.48 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
videodev2.h
2.68 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
virtio.h
7.07 KB
11/01/2022 04:52:05 PM
rw-r--r--
π
virtio_byteorder.h
1.46 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
virtio_caif.h
492 bytes
01/28/2018 09:20:33 PM
rw-r--r--
π
virtio_config.h
12.82 KB
11/01/2022 04:52:05 PM
rw-r--r--
π
virtio_console.h
1.93 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
virtio_net.h
5.33 KB
11/01/2022 04:52:05 PM
rw-r--r--
π
virtio_ring.h
2.96 KB
11/01/2022 04:52:05 PM
rw-r--r--
π
virtio_vsock.h
5.05 KB
11/01/2022 04:52:05 PM
rw-r--r--
π
vlynq.h
3.88 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
vm_event_item.h
2.96 KB
11/01/2022 04:52:05 PM
rw-r--r--
π
vm_sockets.h
703 bytes
01/28/2018 09:20:33 PM
rw-r--r--
π
vmacache.h
932 bytes
11/01/2022 04:52:05 PM
rw-r--r--
π
vmalloc.h
6.29 KB
11/01/2022 04:52:05 PM
rw-r--r--
π
vme.h
5.66 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
vmpressure.h
1.7 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
vmstat.h
10.93 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
vmw_vmci_api.h
3.19 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
vmw_vmci_defs.h
27.93 KB
11/01/2022 04:52:05 PM
rw-r--r--
π
vringh.h
7.76 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
vt.h
611 bytes
01/28/2018 09:20:33 PM
rw-r--r--
π
vt_buffer.h
1.49 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
vt_kern.h
6.21 KB
11/01/2022 04:52:05 PM
rw-r--r--
π
vtime.h
3.57 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
w1-gpio.h
729 bytes
01/28/2018 09:20:33 PM
rw-r--r--
π
w1.h
9.13 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
wait.h
36.36 KB
11/01/2022 04:52:05 PM
rw-r--r--
π
wait_bit.h
9.85 KB
11/01/2022 04:52:05 PM
rw-r--r--
π
wanrouter.h
210 bytes
01/28/2018 09:20:33 PM
rw-r--r--
π
watchdog.h
7.81 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
wimax
-
11/17/2022 06:42:23 AM
rwxr-xr-x
π
win_minmax.h
832 bytes
01/28/2018 09:20:33 PM
rw-r--r--
π
wireless.h
1.4 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
wkup_m3_ipc.h
1.53 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
wl12xx.h
1.39 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
wm97xx.h
10.61 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
wmi.h
1.94 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
workqueue.h
21.56 KB
11/01/2022 04:52:05 PM
rw-r--r--
π
writeback.h
12.13 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
ww_mutex.h
12.42 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
xattr.h
3.38 KB
11/01/2022 04:52:05 PM
rw-r--r--
π
xxhash.h
7.65 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
xz.h
11.16 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
yam.h
2.82 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
z2_battery.h
318 bytes
01/28/2018 09:20:33 PM
rw-r--r--
π
zbud.h
740 bytes
01/28/2018 09:20:33 PM
rw-r--r--
π
zconf.h
1.73 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
zlib.h
27.97 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
zorro.h
3.94 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
zpool.h
2.99 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
zsmalloc.h
1.64 KB
11/01/2022 04:52:05 PM
rw-r--r--
π
zstd.h
48.64 KB
01/28/2018 09:20:33 PM
rw-r--r--
π
zutil.h
2.73 KB
01/28/2018 09:20:33 PM
rw-r--r--
Editing: ide.h
Close
/* SPDX-License-Identifier: GPL-2.0 */ #ifndef _IDE_H #define _IDE_H /* * linux/include/linux/ide.h * * Copyright (C) 1994-2002 Linus Torvalds & authors */ #include <linux/init.h> #include <linux/ioport.h> #include <linux/ata.h> #include <linux/blkdev.h> #include <linux/proc_fs.h> #include <linux/interrupt.h> #include <linux/bitops.h> #include <linux/bio.h> #include <linux/pci.h> #include <linux/completion.h> #include <linux/pm.h> #include <linux/mutex.h> /* for request_sense */ #include <linux/cdrom.h> #include <scsi/scsi_cmnd.h> #include <asm/byteorder.h> #include <asm/io.h> #if defined(CONFIG_CRIS) || defined(CONFIG_FRV) || defined(CONFIG_MN10300) # define SUPPORT_VLB_SYNC 0 #else # define SUPPORT_VLB_SYNC 1 #endif /* * Probably not wise to fiddle with these */ #define IDE_DEFAULT_MAX_FAILURES 1 #define ERROR_MAX 8 /* Max read/write errors per sector */ #define ERROR_RESET 3 /* Reset controller every 4th retry */ #define ERROR_RECAL 1 /* Recalibrate every 2nd retry */ struct device; /* values for ide_request.type */ enum ata_priv_type { ATA_PRIV_MISC, ATA_PRIV_TASKFILE, ATA_PRIV_PC, ATA_PRIV_SENSE, /* sense request */ ATA_PRIV_PM_SUSPEND, /* suspend request */ ATA_PRIV_PM_RESUME, /* resume request */ }; struct ide_request { struct scsi_request sreq; u8 sense[SCSI_SENSE_BUFFERSIZE]; u8 type; }; static inline struct ide_request *ide_req(struct request *rq) { return blk_mq_rq_to_pdu(rq); } static inline bool ata_misc_request(struct request *rq) { return blk_rq_is_private(rq) && ide_req(rq)->type == ATA_PRIV_MISC; } static inline bool ata_taskfile_request(struct request *rq) { return blk_rq_is_private(rq) && ide_req(rq)->type == ATA_PRIV_TASKFILE; } static inline bool ata_pc_request(struct request *rq) { return blk_rq_is_private(rq) && ide_req(rq)->type == ATA_PRIV_PC; } static inline bool ata_sense_request(struct request *rq) { return blk_rq_is_private(rq) && ide_req(rq)->type == ATA_PRIV_SENSE; } static inline bool ata_pm_request(struct request *rq) { return blk_rq_is_private(rq) && (ide_req(rq)->type == ATA_PRIV_PM_SUSPEND || ide_req(rq)->type == ATA_PRIV_PM_RESUME); } /* Error codes returned in result to the higher part of the driver. */ enum { IDE_DRV_ERROR_GENERAL = 101, IDE_DRV_ERROR_FILEMARK = 102, IDE_DRV_ERROR_EOD = 103, }; /* * Definitions for accessing IDE controller registers */ #define IDE_NR_PORTS (10) struct ide_io_ports { unsigned long data_addr; union { unsigned long error_addr; /* read: error */ unsigned long feature_addr; /* write: feature */ }; unsigned long nsect_addr; unsigned long lbal_addr; unsigned long lbam_addr; unsigned long lbah_addr; unsigned long device_addr; union { unsigned long status_addr; /* Β read: status Β */ unsigned long command_addr; /* write: command */ }; unsigned long ctl_addr; unsigned long irq_addr; }; #define OK_STAT(stat,good,bad) (((stat)&((good)|(bad)))==(good)) #define BAD_R_STAT (ATA_BUSY | ATA_ERR) #define BAD_W_STAT (BAD_R_STAT | ATA_DF) #define BAD_STAT (BAD_R_STAT | ATA_DRQ) #define DRIVE_READY (ATA_DRDY | ATA_DSC) #define BAD_CRC (ATA_ABORTED | ATA_ICRC) #define SATA_NR_PORTS (3) /* 16 possible ?? */ #define SATA_STATUS_OFFSET (0) #define SATA_ERROR_OFFSET (1) #define SATA_CONTROL_OFFSET (2) /* * Our Physical Region Descriptor (PRD) table should be large enough * to handle the biggest I/O request we are likely to see. Since requests * can have no more than 256 sectors, and since the typical blocksize is * two or more sectors, we could get by with a limit of 128 entries here for * the usual worst case. Most requests seem to include some contiguous blocks, * further reducing the number of table entries required. * * The driver reverts to PIO mode for individual requests that exceed * this limit (possible with 512 byte blocksizes, eg. MSDOS f/s), so handling * 100% of all crazy scenarios here is not necessary. * * As it turns out though, we must allocate a full 4KB page for this, * so the two PRD tables (ide0 & ide1) will each get half of that, * allowing each to have about 256 entries (8 bytes each) from this. */ #define PRD_BYTES 8 #define PRD_ENTRIES 256 /* * Some more useful definitions */ #define PARTN_BITS 6 /* number of minor dev bits for partitions */ #define MAX_DRIVES 2 /* per interface; 2 assumed by lots of code */ /* * Timeouts for various operations: */ enum { /* spec allows up to 20ms, but CF cards and SSD drives need more */ WAIT_DRQ = 1 * HZ, /* 1s */ /* some laptops are very slow */ WAIT_READY = 5 * HZ, /* 5s */ /* should be less than 3ms (?), if all ATAPI CD is closed at boot */ WAIT_PIDENTIFY = 10 * HZ, /* 10s */ /* worst case when spinning up */ WAIT_WORSTCASE = 30 * HZ, /* 30s */ /* maximum wait for an IRQ to happen */ WAIT_CMD = 10 * HZ, /* 10s */ /* Some drives require a longer IRQ timeout. */ WAIT_FLOPPY_CMD = 50 * HZ, /* 50s */ /* * Some drives (for example, Seagate STT3401A Travan) require a very * long timeout, because they don't return an interrupt or clear their * BSY bit until after the command completes (even retension commands). */ WAIT_TAPE_CMD = 900 * HZ, /* 900s */ /* minimum sleep time */ WAIT_MIN_SLEEP = HZ / 50, /* 20ms */ }; /* * Op codes for special requests to be handled by ide_special_rq(). * Values should be in the range of 0x20 to 0x3f. */ #define REQ_DRIVE_RESET 0x20 #define REQ_DEVSET_EXEC 0x21 #define REQ_PARK_HEADS 0x22 #define REQ_UNPARK_HEADS 0x23 /* * hwif_chipset_t is used to keep track of the specific hardware * chipset used by each IDE interface, if known. */ enum { ide_unknown, ide_generic, ide_pci, ide_cmd640, ide_dtc2278, ide_ali14xx, ide_qd65xx, ide_umc8672, ide_ht6560b, ide_4drives, ide_pmac, ide_acorn, ide_au1xxx, ide_palm3710 }; typedef u8 hwif_chipset_t; /* * Structure to hold all information about the location of this port */ struct ide_hw { union { struct ide_io_ports io_ports; unsigned long io_ports_array[IDE_NR_PORTS]; }; int irq; /* our irq number */ struct device *dev, *parent; unsigned long config; }; static inline void ide_std_init_ports(struct ide_hw *hw, unsigned long io_addr, unsigned long ctl_addr) { unsigned int i; for (i = 0; i <= 7; i++) hw->io_ports_array[i] = io_addr++; hw->io_ports.ctl_addr = ctl_addr; } #define MAX_HWIFS 10 /* * Now for the data we need to maintain per-drive: ide_drive_t */ #define ide_scsi 0x21 #define ide_disk 0x20 #define ide_optical 0x7 #define ide_cdrom 0x5 #define ide_tape 0x1 #define ide_floppy 0x0 /* * Special Driver Flags */ enum { IDE_SFLAG_SET_GEOMETRY = (1 << 0), IDE_SFLAG_RECALIBRATE = (1 << 1), IDE_SFLAG_SET_MULTMODE = (1 << 2), }; /* * Status returned from various ide_ functions */ typedef enum { ide_stopped, /* no drive operation was started */ ide_started, /* a drive operation was started, handler was set */ } ide_startstop_t; enum { IDE_VALID_ERROR = (1 << 1), IDE_VALID_FEATURE = IDE_VALID_ERROR, IDE_VALID_NSECT = (1 << 2), IDE_VALID_LBAL = (1 << 3), IDE_VALID_LBAM = (1 << 4), IDE_VALID_LBAH = (1 << 5), IDE_VALID_DEVICE = (1 << 6), IDE_VALID_LBA = IDE_VALID_LBAL | IDE_VALID_LBAM | IDE_VALID_LBAH, IDE_VALID_OUT_TF = IDE_VALID_FEATURE | IDE_VALID_NSECT | IDE_VALID_LBA, IDE_VALID_IN_TF = IDE_VALID_NSECT | IDE_VALID_LBA, IDE_VALID_OUT_HOB = IDE_VALID_OUT_TF, IDE_VALID_IN_HOB = IDE_VALID_ERROR | IDE_VALID_NSECT | IDE_VALID_LBA, }; enum { IDE_TFLAG_LBA48 = (1 << 0), IDE_TFLAG_WRITE = (1 << 1), IDE_TFLAG_CUSTOM_HANDLER = (1 << 2), IDE_TFLAG_DMA_PIO_FALLBACK = (1 << 3), /* force 16-bit I/O operations */ IDE_TFLAG_IO_16BIT = (1 << 4), /* struct ide_cmd was allocated using kmalloc() */ IDE_TFLAG_DYN = (1 << 5), IDE_TFLAG_FS = (1 << 6), IDE_TFLAG_MULTI_PIO = (1 << 7), IDE_TFLAG_SET_XFER = (1 << 8), }; enum { IDE_FTFLAG_FLAGGED = (1 << 0), IDE_FTFLAG_SET_IN_FLAGS = (1 << 1), IDE_FTFLAG_OUT_DATA = (1 << 2), IDE_FTFLAG_IN_DATA = (1 << 3), }; struct ide_taskfile { u8 data; /* 0: data byte (for TASKFILE ioctl) */ union { /* 1: */ u8 error; /* read: error */ u8 feature; /* write: feature */ }; u8 nsect; /* 2: number of sectors */ u8 lbal; /* 3: LBA low */ u8 lbam; /* 4: LBA mid */ u8 lbah; /* 5: LBA high */ u8 device; /* 6: device select */ union { /* 7: */ u8 status; /* read: status */ u8 command; /* write: command */ }; }; struct ide_cmd { struct ide_taskfile tf; struct ide_taskfile hob; struct { struct { u8 tf; u8 hob; } out, in; } valid; u16 tf_flags; u8 ftf_flags; /* for TASKFILE ioctl */ int protocol; int sg_nents; /* number of sg entries */ int orig_sg_nents; int sg_dma_direction; /* DMA transfer direction */ unsigned int nbytes; unsigned int nleft; unsigned int last_xfer_len; struct scatterlist *cursg; unsigned int cursg_ofs; struct request *rq; /* copy of request */ }; /* ATAPI packet command flags */ enum { /* set when an error is considered normal - no retry (ide-tape) */ PC_FLAG_ABORT = (1 << 0), PC_FLAG_SUPPRESS_ERROR = (1 << 1), PC_FLAG_WAIT_FOR_DSC = (1 << 2), PC_FLAG_DMA_OK = (1 << 3), PC_FLAG_DMA_IN_PROGRESS = (1 << 4), PC_FLAG_DMA_ERROR = (1 << 5), PC_FLAG_WRITING = (1 << 6), }; #define ATAPI_WAIT_PC (60 * HZ) struct ide_atapi_pc { /* actual packet bytes */ u8 c[12]; /* incremented on each retry */ int retries; int error; /* bytes to transfer */ int req_xfer; /* the corresponding request */ struct request *rq; unsigned long flags; /* * those are more or less driver-specific and some of them are subject * to change/removal later. */ unsigned long timeout; }; struct ide_devset; struct ide_driver; #ifdef CONFIG_BLK_DEV_IDEACPI struct ide_acpi_drive_link; struct ide_acpi_hwif_link; #endif struct ide_drive_s; struct ide_disk_ops { int (*check)(struct ide_drive_s *, const char *); int (*get_capacity)(struct ide_drive_s *); void (*unlock_native_capacity)(struct ide_drive_s *); void (*setup)(struct ide_drive_s *); void (*flush)(struct ide_drive_s *); int (*init_media)(struct ide_drive_s *, struct gendisk *); int (*set_doorlock)(struct ide_drive_s *, struct gendisk *, int); ide_startstop_t (*do_request)(struct ide_drive_s *, struct request *, sector_t); int (*ioctl)(struct ide_drive_s *, struct block_device *, fmode_t, unsigned int, unsigned long); }; /* ATAPI device flags */ enum { IDE_AFLAG_DRQ_INTERRUPT = (1 << 0), /* ide-cd */ /* Drive cannot eject the disc. */ IDE_AFLAG_NO_EJECT = (1 << 1), /* Drive is a pre ATAPI 1.2 drive. */ IDE_AFLAG_PRE_ATAPI12 = (1 << 2), /* TOC addresses are in BCD. */ IDE_AFLAG_TOCADDR_AS_BCD = (1 << 3), /* TOC track numbers are in BCD. */ IDE_AFLAG_TOCTRACKS_AS_BCD = (1 << 4), /* Saved TOC information is current. */ IDE_AFLAG_TOC_VALID = (1 << 6), /* We think that the drive door is locked. */ IDE_AFLAG_DOOR_LOCKED = (1 << 7), /* SET_CD_SPEED command is unsupported. */ IDE_AFLAG_NO_SPEED_SELECT = (1 << 8), IDE_AFLAG_VERTOS_300_SSD = (1 << 9), IDE_AFLAG_VERTOS_600_ESD = (1 << 10), IDE_AFLAG_SANYO_3CD = (1 << 11), IDE_AFLAG_FULL_CAPS_PAGE = (1 << 12), IDE_AFLAG_PLAY_AUDIO_OK = (1 << 13), IDE_AFLAG_LE_SPEED_FIELDS = (1 << 14), /* ide-floppy */ /* Avoid commands not supported in Clik drive */ IDE_AFLAG_CLIK_DRIVE = (1 << 15), /* Requires BH algorithm for packets */ IDE_AFLAG_ZIP_DRIVE = (1 << 16), /* Supports format progress report */ IDE_AFLAG_SRFP = (1 << 17), /* ide-tape */ IDE_AFLAG_IGNORE_DSC = (1 << 18), /* 0 When the tape position is unknown */ IDE_AFLAG_ADDRESS_VALID = (1 << 19), /* Device already opened */ IDE_AFLAG_BUSY = (1 << 20), /* Attempt to auto-detect the current user block size */ IDE_AFLAG_DETECT_BS = (1 << 21), /* Currently on a filemark */ IDE_AFLAG_FILEMARK = (1 << 22), /* 0 = no tape is loaded, so we don't rewind after ejecting */ IDE_AFLAG_MEDIUM_PRESENT = (1 << 23), IDE_AFLAG_NO_AUTOCLOSE = (1 << 24), }; /* device flags */ enum { /* restore settings after device reset */ IDE_DFLAG_KEEP_SETTINGS = (1 << 0), /* device is using DMA for read/write */ IDE_DFLAG_USING_DMA = (1 << 1), /* okay to unmask other IRQs */ IDE_DFLAG_UNMASK = (1 << 2), /* don't attempt flushes */ IDE_DFLAG_NOFLUSH = (1 << 3), /* DSC overlap */ IDE_DFLAG_DSC_OVERLAP = (1 << 4), /* give potential excess bandwidth */ IDE_DFLAG_NICE1 = (1 << 5), /* device is physically present */ IDE_DFLAG_PRESENT = (1 << 6), /* disable Host Protected Area */ IDE_DFLAG_NOHPA = (1 << 7), /* id read from device (synthetic if not set) */ IDE_DFLAG_ID_READ = (1 << 8), IDE_DFLAG_NOPROBE = (1 << 9), /* need to do check_media_change() */ IDE_DFLAG_REMOVABLE = (1 << 10), /* needed for removable devices */ IDE_DFLAG_ATTACH = (1 << 11), IDE_DFLAG_FORCED_GEOM = (1 << 12), /* disallow setting unmask bit */ IDE_DFLAG_NO_UNMASK = (1 << 13), /* disallow enabling 32-bit I/O */ IDE_DFLAG_NO_IO_32BIT = (1 << 14), /* for removable only: door lock/unlock works */ IDE_DFLAG_DOORLOCKING = (1 << 15), /* disallow DMA */ IDE_DFLAG_NODMA = (1 << 16), /* powermanagement told us not to do anything, so sleep nicely */ IDE_DFLAG_BLOCKED = (1 << 17), /* sleeping & sleep field valid */ IDE_DFLAG_SLEEPING = (1 << 18), IDE_DFLAG_POST_RESET = (1 << 19), IDE_DFLAG_UDMA33_WARNED = (1 << 20), IDE_DFLAG_LBA48 = (1 << 21), /* status of write cache */ IDE_DFLAG_WCACHE = (1 << 22), /* used for ignoring ATA_DF */ IDE_DFLAG_NOWERR = (1 << 23), /* retrying in PIO */ IDE_DFLAG_DMA_PIO_RETRY = (1 << 24), IDE_DFLAG_LBA = (1 << 25), /* don't unload heads */ IDE_DFLAG_NO_UNLOAD = (1 << 26), /* heads unloaded, please don't reset port */ IDE_DFLAG_PARKED = (1 << 27), IDE_DFLAG_MEDIA_CHANGED = (1 << 28), /* write protect */ IDE_DFLAG_WP = (1 << 29), IDE_DFLAG_FORMAT_IN_PROGRESS = (1 << 30), IDE_DFLAG_NIEN_QUIRK = (1 << 31), }; struct ide_drive_s { char name[4]; /* drive name, such as "hda" */ char driver_req[10]; /* requests specific driver */ struct request_queue *queue; /* request queue */ struct request *rq; /* current request */ void *driver_data; /* extra driver data */ u16 *id; /* identification info */ #ifdef CONFIG_IDE_PROC_FS struct proc_dir_entry *proc; /* /proc/ide/ directory entry */ const struct ide_proc_devset *settings; /* /proc/ide/ drive settings */ #endif struct hwif_s *hwif; /* actually (ide_hwif_t *) */ const struct ide_disk_ops *disk_ops; unsigned long dev_flags; unsigned long sleep; /* sleep until this time */ unsigned long timeout; /* max time to wait for irq */ u8 special_flags; /* special action flags */ u8 select; /* basic drive/head select reg value */ u8 retry_pio; /* retrying dma capable host in pio */ u8 waiting_for_dma; /* dma currently in progress */ u8 dma; /* atapi dma flag */ u8 init_speed; /* transfer rate set at boot */ u8 current_speed; /* current transfer rate set */ u8 desired_speed; /* desired transfer rate set */ u8 pio_mode; /* for ->set_pio_mode _only_ */ u8 dma_mode; /* for ->set_dma_mode _only_ */ u8 dn; /* now wide spread use */ u8 acoustic; /* acoustic management */ u8 media; /* disk, cdrom, tape, floppy, ... */ u8 ready_stat; /* min status value for drive ready */ u8 mult_count; /* current multiple sector setting */ u8 mult_req; /* requested multiple sector setting */ u8 io_32bit; /* 0=16-bit, 1=32-bit, 2/3=32bit+sync */ u8 bad_wstat; /* used for ignoring ATA_DF */ u8 head; /* "real" number of heads */ u8 sect; /* "real" sectors per track */ u8 bios_head; /* BIOS/fdisk/LILO number of heads */ u8 bios_sect; /* BIOS/fdisk/LILO sectors per track */ /* delay this long before sending packet command */ u8 pc_delay; unsigned int bios_cyl; /* BIOS/fdisk/LILO number of cyls */ unsigned int cyl; /* "real" number of cyls */ void *drive_data; /* used by set_pio_mode/dev_select() */ unsigned int failures; /* current failure count */ unsigned int max_failures; /* maximum allowed failure count */ u64 probed_capacity;/* initial/native media capacity */ u64 capacity64; /* total number of sectors */ int lun; /* logical unit */ int crc_count; /* crc counter to reduce drive speed */ unsigned long debug_mask; /* debugging levels switch */ #ifdef CONFIG_BLK_DEV_IDEACPI struct ide_acpi_drive_link *acpidata; #endif struct list_head list; struct device gendev; struct completion gendev_rel_comp; /* to deal with device release() */ /* current packet command */ struct ide_atapi_pc *pc; /* last failed packet command */ struct ide_atapi_pc *failed_pc; /* callback for packet commands */ int (*pc_callback)(struct ide_drive_s *, int); ide_startstop_t (*irq_handler)(struct ide_drive_s *); unsigned long atapi_flags; struct ide_atapi_pc request_sense_pc; /* current sense rq and buffer */ bool sense_rq_armed; struct request *sense_rq; struct request_sense sense_data; }; typedef struct ide_drive_s ide_drive_t; #define to_ide_device(dev) container_of(dev, ide_drive_t, gendev) #define to_ide_drv(obj, cont_type) \ container_of(obj, struct cont_type, dev) #define ide_drv_g(disk, cont_type) \ container_of((disk)->private_data, struct cont_type, driver) struct ide_port_info; struct ide_tp_ops { void (*exec_command)(struct hwif_s *, u8); u8 (*read_status)(struct hwif_s *); u8 (*read_altstatus)(struct hwif_s *); void (*write_devctl)(struct hwif_s *, u8); void (*dev_select)(ide_drive_t *); void (*tf_load)(ide_drive_t *, struct ide_taskfile *, u8); void (*tf_read)(ide_drive_t *, struct ide_taskfile *, u8); void (*input_data)(ide_drive_t *, struct ide_cmd *, void *, unsigned int); void (*output_data)(ide_drive_t *, struct ide_cmd *, void *, unsigned int); }; extern const struct ide_tp_ops default_tp_ops; /** * struct ide_port_ops - IDE port operations * * @init_dev: host specific initialization of a device * @set_pio_mode: routine to program host for PIO mode * @set_dma_mode: routine to program host for DMA mode * @reset_poll: chipset polling based on hba specifics * @pre_reset: chipset specific changes to default for device-hba resets * @resetproc: routine to reset controller after a disk reset * @maskproc: special host masking for drive selection * @quirkproc: check host's drive quirk list * @clear_irq: clear IRQ * * @mdma_filter: filter MDMA modes * @udma_filter: filter UDMA modes * * @cable_detect: detect cable type */ struct ide_port_ops { void (*init_dev)(ide_drive_t *); void (*set_pio_mode)(struct hwif_s *, ide_drive_t *); void (*set_dma_mode)(struct hwif_s *, ide_drive_t *); blk_status_t (*reset_poll)(ide_drive_t *); void (*pre_reset)(ide_drive_t *); void (*resetproc)(ide_drive_t *); void (*maskproc)(ide_drive_t *, int); void (*quirkproc)(ide_drive_t *); void (*clear_irq)(ide_drive_t *); int (*test_irq)(struct hwif_s *); u8 (*mdma_filter)(ide_drive_t *); u8 (*udma_filter)(ide_drive_t *); u8 (*cable_detect)(struct hwif_s *); }; struct ide_dma_ops { void (*dma_host_set)(struct ide_drive_s *, int); int (*dma_setup)(struct ide_drive_s *, struct ide_cmd *); void (*dma_start)(struct ide_drive_s *); int (*dma_end)(struct ide_drive_s *); int (*dma_test_irq)(struct ide_drive_s *); void (*dma_lost_irq)(struct ide_drive_s *); /* below ones are optional */ int (*dma_check)(struct ide_drive_s *, struct ide_cmd *); int (*dma_timer_expiry)(struct ide_drive_s *); void (*dma_clear)(struct ide_drive_s *); /* * The following method is optional and only required to be * implemented for the SFF-8038i compatible controllers. */ u8 (*dma_sff_read_status)(struct hwif_s *); }; enum { IDE_PFLAG_PROBING = (1 << 0), }; struct ide_host; typedef struct hwif_s { struct hwif_s *mate; /* other hwif from same PCI chip */ struct proc_dir_entry *proc; /* /proc/ide/ directory entry */ struct ide_host *host; char name[6]; /* name of interface, eg. "ide0" */ struct ide_io_ports io_ports; unsigned long sata_scr[SATA_NR_PORTS]; ide_drive_t *devices[MAX_DRIVES + 1]; unsigned long port_flags; u8 major; /* our major number */ u8 index; /* 0 for ide0; 1 for ide1; ... */ u8 channel; /* for dual-port chips: 0=primary, 1=secondary */ u32 host_flags; u8 pio_mask; u8 ultra_mask; u8 mwdma_mask; u8 swdma_mask; u8 cbl; /* cable type */ hwif_chipset_t chipset; /* sub-module for tuning.. */ struct device *dev; void (*rw_disk)(ide_drive_t *, struct request *); const struct ide_tp_ops *tp_ops; const struct ide_port_ops *port_ops; const struct ide_dma_ops *dma_ops; /* dma physical region descriptor table (cpu view) */ unsigned int *dmatable_cpu; /* dma physical region descriptor table (dma view) */ dma_addr_t dmatable_dma; /* maximum number of PRD table entries */ int prd_max_nents; /* PRD entry size in bytes */ int prd_ent_size; /* Scatter-gather list used to build the above */ struct scatterlist *sg_table; int sg_max_nents; /* Maximum number of entries in it */ struct ide_cmd cmd; /* current command */ int rqsize; /* max sectors per request */ int irq; /* our irq number */ unsigned long dma_base; /* base addr for dma ports */ unsigned long config_data; /* for use by chipset-specific code */ unsigned long select_data; /* for use by chipset-specific code */ unsigned long extra_base; /* extra addr for dma ports */ unsigned extra_ports; /* number of extra dma ports */ unsigned present : 1; /* this interface exists */ unsigned busy : 1; /* serializes devices on a port */ struct device gendev; struct device *portdev; struct completion gendev_rel_comp; /* To deal with device release() */ void *hwif_data; /* extra hwif data */ #ifdef CONFIG_BLK_DEV_IDEACPI struct ide_acpi_hwif_link *acpidata; #endif /* IRQ handler, if active */ ide_startstop_t (*handler)(ide_drive_t *); /* BOOL: polling active & poll_timeout field valid */ unsigned int polling : 1; /* current drive */ ide_drive_t *cur_dev; /* current request */ struct request *rq; /* failsafe timer */ struct timer_list timer; /* timeout value during long polls */ unsigned long poll_timeout; /* queried upon timeouts */ int (*expiry)(ide_drive_t *); int req_gen; int req_gen_timer; spinlock_t lock; } ____cacheline_internodealigned_in_smp ide_hwif_t; #define MAX_HOST_PORTS 4 struct ide_host { ide_hwif_t *ports[MAX_HOST_PORTS + 1]; unsigned int n_ports; struct device *dev[2]; int (*init_chipset)(struct pci_dev *); void (*get_lock)(irq_handler_t, void *); void (*release_lock)(void); irq_handler_t irq_handler; unsigned long host_flags; int irq_flags; void *host_priv; ide_hwif_t *cur_port; /* for hosts requiring serialization */ /* used for hosts requiring serialization */ volatile unsigned long host_busy; }; #define IDE_HOST_BUSY 0 /* * internal ide interrupt handler type */ typedef ide_startstop_t (ide_handler_t)(ide_drive_t *); typedef int (ide_expiry_t)(ide_drive_t *); /* used by ide-cd, ide-floppy, etc. */ typedef void (xfer_func_t)(ide_drive_t *, struct ide_cmd *, void *, unsigned); extern struct mutex ide_setting_mtx; /* * configurable drive settings */ #define DS_SYNC (1 << 0) struct ide_devset { int (*get)(ide_drive_t *); int (*set)(ide_drive_t *, int); unsigned int flags; }; #define __DEVSET(_flags, _get, _set) { \ .flags = _flags, \ .get = _get, \ .set = _set, \ } #define ide_devset_get(name, field) \ static int get_##name(ide_drive_t *drive) \ { \ return drive->field; \ } #define ide_devset_set(name, field) \ static int set_##name(ide_drive_t *drive, int arg) \ { \ drive->field = arg; \ return 0; \ } #define ide_devset_get_flag(name, flag) \ static int get_##name(ide_drive_t *drive) \ { \ return !!(drive->dev_flags & flag); \ } #define ide_devset_set_flag(name, flag) \ static int set_##name(ide_drive_t *drive, int arg) \ { \ if (arg) \ drive->dev_flags |= flag; \ else \ drive->dev_flags &= ~flag; \ return 0; \ } #define __IDE_DEVSET(_name, _flags, _get, _set) \ const struct ide_devset ide_devset_##_name = \ __DEVSET(_flags, _get, _set) #define IDE_DEVSET(_name, _flags, _get, _set) \ static __IDE_DEVSET(_name, _flags, _get, _set) #define ide_devset_rw(_name, _func) \ IDE_DEVSET(_name, 0, get_##_func, set_##_func) #define ide_devset_w(_name, _func) \ IDE_DEVSET(_name, 0, NULL, set_##_func) #define ide_ext_devset_rw(_name, _func) \ __IDE_DEVSET(_name, 0, get_##_func, set_##_func) #define ide_ext_devset_rw_sync(_name, _func) \ __IDE_DEVSET(_name, DS_SYNC, get_##_func, set_##_func) #define ide_decl_devset(_name) \ extern const struct ide_devset ide_devset_##_name ide_decl_devset(io_32bit); ide_decl_devset(keepsettings); ide_decl_devset(pio_mode); ide_decl_devset(unmaskirq); ide_decl_devset(using_dma); #ifdef CONFIG_IDE_PROC_FS /* * /proc/ide interface */ #define ide_devset_rw_field(_name, _field) \ ide_devset_get(_name, _field); \ ide_devset_set(_name, _field); \ IDE_DEVSET(_name, DS_SYNC, get_##_name, set_##_name) #define ide_devset_rw_flag(_name, _field) \ ide_devset_get_flag(_name, _field); \ ide_devset_set_flag(_name, _field); \ IDE_DEVSET(_name, DS_SYNC, get_##_name, set_##_name) struct ide_proc_devset { const char *name; const struct ide_devset *setting; int min, max; int (*mulf)(ide_drive_t *); int (*divf)(ide_drive_t *); }; #define __IDE_PROC_DEVSET(_name, _min, _max, _mulf, _divf) { \ .name = __stringify(_name), \ .setting = &ide_devset_##_name, \ .min = _min, \ .max = _max, \ .mulf = _mulf, \ .divf = _divf, \ } #define IDE_PROC_DEVSET(_name, _min, _max) \ __IDE_PROC_DEVSET(_name, _min, _max, NULL, NULL) typedef struct { const char *name; umode_t mode; const struct file_operations *proc_fops; } ide_proc_entry_t; void proc_ide_create(void); void proc_ide_destroy(void); void ide_proc_register_port(ide_hwif_t *); void ide_proc_port_register_devices(ide_hwif_t *); void ide_proc_unregister_device(ide_drive_t *); void ide_proc_unregister_port(ide_hwif_t *); void ide_proc_register_driver(ide_drive_t *, struct ide_driver *); void ide_proc_unregister_driver(ide_drive_t *, struct ide_driver *); extern const struct file_operations ide_capacity_proc_fops; extern const struct file_operations ide_geometry_proc_fops; #else static inline void proc_ide_create(void) { ; } static inline void proc_ide_destroy(void) { ; } static inline void ide_proc_register_port(ide_hwif_t *hwif) { ; } static inline void ide_proc_port_register_devices(ide_hwif_t *hwif) { ; } static inline void ide_proc_unregister_device(ide_drive_t *drive) { ; } static inline void ide_proc_unregister_port(ide_hwif_t *hwif) { ; } static inline void ide_proc_register_driver(ide_drive_t *drive, struct ide_driver *driver) { ; } static inline void ide_proc_unregister_driver(ide_drive_t *drive, struct ide_driver *driver) { ; } #endif enum { /* enter/exit functions */ IDE_DBG_FUNC = (1 << 0), /* sense key/asc handling */ IDE_DBG_SENSE = (1 << 1), /* packet commands handling */ IDE_DBG_PC = (1 << 2), /* request handling */ IDE_DBG_RQ = (1 << 3), /* driver probing/setup */ IDE_DBG_PROBE = (1 << 4), }; /* DRV_NAME has to be defined in the driver before using the macro below */ #define __ide_debug_log(lvl, fmt, args...) \ { \ if (unlikely(drive->debug_mask & lvl)) \ printk(KERN_INFO DRV_NAME ": %s: " fmt "\n", \ __func__, ## args); \ } /* * Power Management state machine (rq->pm->pm_step). * * For each step, the core calls ide_start_power_step() first. * This can return: * - ide_stopped : In this case, the core calls us back again unless * step have been set to ide_power_state_completed. * - ide_started : In this case, the channel is left busy until an * async event (interrupt) occurs. * Typically, ide_start_power_step() will issue a taskfile request with * do_rw_taskfile(). * * Upon reception of the interrupt, the core will call ide_complete_power_step() * with the error code if any. This routine should update the step value * and return. It should not start a new request. The core will call * ide_start_power_step() for the new step value, unless step have been * set to IDE_PM_COMPLETED. */ enum { IDE_PM_START_SUSPEND, IDE_PM_FLUSH_CACHE = IDE_PM_START_SUSPEND, IDE_PM_STANDBY, IDE_PM_START_RESUME, IDE_PM_RESTORE_PIO = IDE_PM_START_RESUME, IDE_PM_IDLE, IDE_PM_RESTORE_DMA, IDE_PM_COMPLETED, }; int generic_ide_suspend(struct device *, pm_message_t); int generic_ide_resume(struct device *); void ide_complete_power_step(ide_drive_t *, struct request *); ide_startstop_t ide_start_power_step(ide_drive_t *, struct request *); void ide_complete_pm_rq(ide_drive_t *, struct request *); void ide_check_pm_state(ide_drive_t *, struct request *); /* * Subdrivers support. * * The gendriver.owner field should be set to the module owner of this driver. * The gendriver.name field should be set to the name of this driver */ struct ide_driver { const char *version; ide_startstop_t (*do_request)(ide_drive_t *, struct request *, sector_t); struct device_driver gen_driver; int (*probe)(ide_drive_t *); void (*remove)(ide_drive_t *); void (*resume)(ide_drive_t *); void (*shutdown)(ide_drive_t *); #ifdef CONFIG_IDE_PROC_FS ide_proc_entry_t * (*proc_entries)(ide_drive_t *); const struct ide_proc_devset * (*proc_devsets)(ide_drive_t *); #endif }; #define to_ide_driver(drv) container_of(drv, struct ide_driver, gen_driver) int ide_device_get(ide_drive_t *); void ide_device_put(ide_drive_t *); struct ide_ioctl_devset { unsigned int get_ioctl; unsigned int set_ioctl; const struct ide_devset *setting; }; int ide_setting_ioctl(ide_drive_t *, struct block_device *, unsigned int, unsigned long, const struct ide_ioctl_devset *); int generic_ide_ioctl(ide_drive_t *, struct block_device *, unsigned, unsigned long); extern int ide_vlb_clk; extern int ide_pci_clk; int ide_end_rq(ide_drive_t *, struct request *, blk_status_t, unsigned int); void ide_kill_rq(ide_drive_t *, struct request *); void __ide_set_handler(ide_drive_t *, ide_handler_t *, unsigned int); void ide_set_handler(ide_drive_t *, ide_handler_t *, unsigned int); void ide_execute_command(ide_drive_t *, struct ide_cmd *, ide_handler_t *, unsigned int); void ide_pad_transfer(ide_drive_t *, int, int); ide_startstop_t ide_error(ide_drive_t *, const char *, u8); void ide_fix_driveid(u16 *); extern void ide_fixstring(u8 *, const int, const int); int ide_busy_sleep(ide_drive_t *, unsigned long, int); int __ide_wait_stat(ide_drive_t *, u8, u8, unsigned long, u8 *); int ide_wait_stat(ide_startstop_t *, ide_drive_t *, u8, u8, unsigned long); ide_startstop_t ide_do_park_unpark(ide_drive_t *, struct request *); ide_startstop_t ide_do_devset(ide_drive_t *, struct request *); extern ide_startstop_t ide_do_reset (ide_drive_t *); extern int ide_devset_execute(ide_drive_t *drive, const struct ide_devset *setting, int arg); void ide_complete_cmd(ide_drive_t *, struct ide_cmd *, u8, u8); int ide_complete_rq(ide_drive_t *, blk_status_t, unsigned int); void ide_tf_readback(ide_drive_t *drive, struct ide_cmd *cmd); void ide_tf_dump(const char *, struct ide_cmd *); void ide_exec_command(ide_hwif_t *, u8); u8 ide_read_status(ide_hwif_t *); u8 ide_read_altstatus(ide_hwif_t *); void ide_write_devctl(ide_hwif_t *, u8); void ide_dev_select(ide_drive_t *); void ide_tf_load(ide_drive_t *, struct ide_taskfile *, u8); void ide_tf_read(ide_drive_t *, struct ide_taskfile *, u8); void ide_input_data(ide_drive_t *, struct ide_cmd *, void *, unsigned int); void ide_output_data(ide_drive_t *, struct ide_cmd *, void *, unsigned int); void SELECT_MASK(ide_drive_t *, int); u8 ide_read_error(ide_drive_t *); void ide_read_bcount_and_ireason(ide_drive_t *, u16 *, u8 *); int ide_check_ireason(ide_drive_t *, struct request *, int, int, int); int ide_check_atapi_device(ide_drive_t *, const char *); void ide_init_pc(struct ide_atapi_pc *); /* Disk head parking */ extern wait_queue_head_t ide_park_wq; ssize_t ide_park_show(struct device *dev, struct device_attribute *attr, char *buf); ssize_t ide_park_store(struct device *dev, struct device_attribute *attr, const char *buf, size_t len); /* * Special requests for ide-tape block device strategy routine. * * In order to service a character device command, we add special requests to * the tail of our block device request queue and wait for their completion. */ enum { REQ_IDETAPE_PC1 = (1 << 0), /* packet command (first stage) */ REQ_IDETAPE_PC2 = (1 << 1), /* packet command (second stage) */ REQ_IDETAPE_READ = (1 << 2), REQ_IDETAPE_WRITE = (1 << 3), }; int ide_queue_pc_tail(ide_drive_t *, struct gendisk *, struct ide_atapi_pc *, void *, unsigned int); int ide_do_test_unit_ready(ide_drive_t *, struct gendisk *); int ide_do_start_stop(ide_drive_t *, struct gendisk *, int); int ide_set_media_lock(ide_drive_t *, struct gendisk *, int); void ide_create_request_sense_cmd(ide_drive_t *, struct ide_atapi_pc *); void ide_retry_pc(ide_drive_t *drive); void ide_prep_sense(ide_drive_t *drive, struct request *rq); int ide_queue_sense_rq(ide_drive_t *drive, void *special); int ide_cd_expiry(ide_drive_t *); int ide_cd_get_xferlen(struct request *); ide_startstop_t ide_issue_pc(ide_drive_t *, struct ide_cmd *); ide_startstop_t do_rw_taskfile(ide_drive_t *, struct ide_cmd *); void ide_pio_bytes(ide_drive_t *, struct ide_cmd *, unsigned int, unsigned int); void ide_finish_cmd(ide_drive_t *, struct ide_cmd *, u8); int ide_raw_taskfile(ide_drive_t *, struct ide_cmd *, u8 *, u16); int ide_no_data_taskfile(ide_drive_t *, struct ide_cmd *); int ide_taskfile_ioctl(ide_drive_t *, unsigned long); int ide_dev_read_id(ide_drive_t *, u8, u16 *, int); extern int ide_driveid_update(ide_drive_t *); extern int ide_config_drive_speed(ide_drive_t *, u8); extern u8 eighty_ninty_three (ide_drive_t *); extern int taskfile_lib_get_identify(ide_drive_t *drive, u8 *); extern int ide_wait_not_busy(ide_hwif_t *hwif, unsigned long timeout); extern void ide_stall_queue(ide_drive_t *drive, unsigned long timeout); extern void ide_timer_expiry(struct timer_list *t); extern irqreturn_t ide_intr(int irq, void *dev_id); extern void do_ide_request(struct request_queue *); extern void ide_requeue_and_plug(ide_drive_t *drive, struct request *rq); void ide_init_disk(struct gendisk *, ide_drive_t *); #ifdef CONFIG_IDEPCI_PCIBUS_ORDER extern int __ide_pci_register_driver(struct pci_driver *driver, struct module *owner, const char *mod_name); #define ide_pci_register_driver(d) __ide_pci_register_driver(d, THIS_MODULE, KBUILD_MODNAME) #else #define ide_pci_register_driver(d) pci_register_driver(d) #endif static inline int ide_pci_is_in_compatibility_mode(struct pci_dev *dev) { if ((dev->class >> 8) == PCI_CLASS_STORAGE_IDE && (dev->class & 5) != 5) return 1; return 0; } void ide_pci_setup_ports(struct pci_dev *, const struct ide_port_info *, struct ide_hw *, struct ide_hw **); void ide_setup_pci_noise(struct pci_dev *, const struct ide_port_info *); #ifdef CONFIG_BLK_DEV_IDEDMA_PCI int ide_pci_set_master(struct pci_dev *, const char *); unsigned long ide_pci_dma_base(ide_hwif_t *, const struct ide_port_info *); int ide_pci_check_simplex(ide_hwif_t *, const struct ide_port_info *); int ide_hwif_setup_dma(ide_hwif_t *, const struct ide_port_info *); #else static inline int ide_hwif_setup_dma(ide_hwif_t *hwif, const struct ide_port_info *d) { return -EINVAL; } #endif struct ide_pci_enablebit { u8 reg; /* byte pci reg holding the enable-bit */ u8 mask; /* mask to isolate the enable-bit */ u8 val; /* value of masked reg when "enabled" */ }; enum { /* Uses ISA control ports not PCI ones. */ IDE_HFLAG_ISA_PORTS = (1 << 0), /* single port device */ IDE_HFLAG_SINGLE = (1 << 1), /* don't use legacy PIO blacklist */ IDE_HFLAG_PIO_NO_BLACKLIST = (1 << 2), /* set for the second port of QD65xx */ IDE_HFLAG_QD_2ND_PORT = (1 << 3), /* use PIO8/9 for prefetch off/on */ IDE_HFLAG_ABUSE_PREFETCH = (1 << 4), /* use PIO6/7 for fast-devsel off/on */ IDE_HFLAG_ABUSE_FAST_DEVSEL = (1 << 5), /* use 100-102 and 200-202 PIO values to set DMA modes */ IDE_HFLAG_ABUSE_DMA_MODES = (1 << 6), /* * keep DMA setting when programming PIO mode, may be used only * for hosts which have separate PIO and DMA timings (ie. PMAC) */ IDE_HFLAG_SET_PIO_MODE_KEEP_DMA = (1 << 7), /* program host for the transfer mode after programming device */ IDE_HFLAG_POST_SET_MODE = (1 << 8), /* don't program host/device for the transfer mode ("smart" hosts) */ IDE_HFLAG_NO_SET_MODE = (1 << 9), /* trust BIOS for programming chipset/device for DMA */ IDE_HFLAG_TRUST_BIOS_FOR_DMA = (1 << 10), /* host is CS5510/CS5520 */ IDE_HFLAG_CS5520 = (1 << 11), /* ATAPI DMA is unsupported */ IDE_HFLAG_NO_ATAPI_DMA = (1 << 12), /* set if host is a "non-bootable" controller */ IDE_HFLAG_NON_BOOTABLE = (1 << 13), /* host doesn't support DMA */ IDE_HFLAG_NO_DMA = (1 << 14), /* check if host is PCI IDE device before allowing DMA */ IDE_HFLAG_NO_AUTODMA = (1 << 15), /* host uses MMIO */ IDE_HFLAG_MMIO = (1 << 16), /* no LBA48 */ IDE_HFLAG_NO_LBA48 = (1 << 17), /* no LBA48 DMA */ IDE_HFLAG_NO_LBA48_DMA = (1 << 18), /* data FIFO is cleared by an error */ IDE_HFLAG_ERROR_STOPS_FIFO = (1 << 19), /* serialize ports */ IDE_HFLAG_SERIALIZE = (1 << 20), /* host is DTC2278 */ IDE_HFLAG_DTC2278 = (1 << 21), /* 4 devices on a single set of I/O ports */ IDE_HFLAG_4DRIVES = (1 << 22), /* host is TRM290 */ IDE_HFLAG_TRM290 = (1 << 23), /* use 32-bit I/O ops */ IDE_HFLAG_IO_32BIT = (1 << 24), /* unmask IRQs */ IDE_HFLAG_UNMASK_IRQS = (1 << 25), IDE_HFLAG_BROKEN_ALTSTATUS = (1 << 26), /* serialize ports if DMA is possible (for sl82c105) */ IDE_HFLAG_SERIALIZE_DMA = (1 << 27), /* force host out of "simplex" mode */ IDE_HFLAG_CLEAR_SIMPLEX = (1 << 28), /* DSC overlap is unsupported */ IDE_HFLAG_NO_DSC = (1 << 29), /* never use 32-bit I/O ops */ IDE_HFLAG_NO_IO_32BIT = (1 << 30), /* never unmask IRQs */ IDE_HFLAG_NO_UNMASK_IRQS = (1 << 31), }; #ifdef CONFIG_BLK_DEV_OFFBOARD # define IDE_HFLAG_OFF_BOARD 0 #else # define IDE_HFLAG_OFF_BOARD IDE_HFLAG_NON_BOOTABLE #endif struct ide_port_info { char *name; int (*init_chipset)(struct pci_dev *); void (*get_lock)(irq_handler_t, void *); void (*release_lock)(void); void (*init_iops)(ide_hwif_t *); void (*init_hwif)(ide_hwif_t *); int (*init_dma)(ide_hwif_t *, const struct ide_port_info *); const struct ide_tp_ops *tp_ops; const struct ide_port_ops *port_ops; const struct ide_dma_ops *dma_ops; struct ide_pci_enablebit enablebits[2]; hwif_chipset_t chipset; u16 max_sectors; /* if < than the default one */ u32 host_flags; int irq_flags; u8 pio_mask; u8 swdma_mask; u8 mwdma_mask; u8 udma_mask; }; /* * State information carried for REQ_TYPE_ATA_PM_SUSPEND and REQ_TYPE_ATA_PM_RESUME * requests. */ struct ide_pm_state { /* PM state machine step value, currently driver specific */ int pm_step; /* requested PM state value (S1, S2, S3, S4, ...) */ u32 pm_state; void* data; /* for driver use */ }; int ide_pci_init_one(struct pci_dev *, const struct ide_port_info *, void *); int ide_pci_init_two(struct pci_dev *, struct pci_dev *, const struct ide_port_info *, void *); void ide_pci_remove(struct pci_dev *); #ifdef CONFIG_PM int ide_pci_suspend(struct pci_dev *, pm_message_t); int ide_pci_resume(struct pci_dev *); #else #define ide_pci_suspend NULL #define ide_pci_resume NULL #endif void ide_map_sg(ide_drive_t *, struct ide_cmd *); void ide_init_sg_cmd(struct ide_cmd *, unsigned int); #define BAD_DMA_DRIVE 0 #define GOOD_DMA_DRIVE 1 struct drive_list_entry { const char *id_model; const char *id_firmware; }; int ide_in_drive_list(u16 *, const struct drive_list_entry *); #ifdef CONFIG_BLK_DEV_IDEDMA int ide_dma_good_drive(ide_drive_t *); int __ide_dma_bad_drive(ide_drive_t *); u8 ide_find_dma_mode(ide_drive_t *, u8); static inline u8 ide_max_dma_mode(ide_drive_t *drive) { return ide_find_dma_mode(drive, XFER_UDMA_6); } void ide_dma_off_quietly(ide_drive_t *); void ide_dma_off(ide_drive_t *); void ide_dma_on(ide_drive_t *); int ide_set_dma(ide_drive_t *); void ide_check_dma_crc(ide_drive_t *); ide_startstop_t ide_dma_intr(ide_drive_t *); int ide_allocate_dma_engine(ide_hwif_t *); void ide_release_dma_engine(ide_hwif_t *); int ide_dma_prepare(ide_drive_t *, struct ide_cmd *); void ide_dma_unmap_sg(ide_drive_t *, struct ide_cmd *); #ifdef CONFIG_BLK_DEV_IDEDMA_SFF int config_drive_for_dma(ide_drive_t *); int ide_build_dmatable(ide_drive_t *, struct ide_cmd *); void ide_dma_host_set(ide_drive_t *, int); int ide_dma_setup(ide_drive_t *, struct ide_cmd *); extern void ide_dma_start(ide_drive_t *); int ide_dma_end(ide_drive_t *); int ide_dma_test_irq(ide_drive_t *); int ide_dma_sff_timer_expiry(ide_drive_t *); u8 ide_dma_sff_read_status(ide_hwif_t *); extern const struct ide_dma_ops sff_dma_ops; #else static inline int config_drive_for_dma(ide_drive_t *drive) { return 0; } #endif /* CONFIG_BLK_DEV_IDEDMA_SFF */ void ide_dma_lost_irq(ide_drive_t *); ide_startstop_t ide_dma_timeout_retry(ide_drive_t *, int); #else static inline u8 ide_find_dma_mode(ide_drive_t *drive, u8 speed) { return 0; } static inline u8 ide_max_dma_mode(ide_drive_t *drive) { return 0; } static inline void ide_dma_off_quietly(ide_drive_t *drive) { ; } static inline void ide_dma_off(ide_drive_t *drive) { ; } static inline void ide_dma_on(ide_drive_t *drive) { ; } static inline void ide_dma_verbose(ide_drive_t *drive) { ; } static inline int ide_set_dma(ide_drive_t *drive) { return 1; } static inline void ide_check_dma_crc(ide_drive_t *drive) { ; } static inline ide_startstop_t ide_dma_intr(ide_drive_t *drive) { return ide_stopped; } static inline ide_startstop_t ide_dma_timeout_retry(ide_drive_t *drive, int error) { return ide_stopped; } static inline void ide_release_dma_engine(ide_hwif_t *hwif) { ; } static inline int ide_dma_prepare(ide_drive_t *drive, struct ide_cmd *cmd) { return 1; } static inline void ide_dma_unmap_sg(ide_drive_t *drive, struct ide_cmd *cmd) { ; } #endif /* CONFIG_BLK_DEV_IDEDMA */ #ifdef CONFIG_BLK_DEV_IDEACPI int ide_acpi_init(void); bool ide_port_acpi(ide_hwif_t *hwif); extern int ide_acpi_exec_tfs(ide_drive_t *drive); extern void ide_acpi_get_timing(ide_hwif_t *hwif); extern void ide_acpi_push_timing(ide_hwif_t *hwif); void ide_acpi_init_port(ide_hwif_t *); void ide_acpi_port_init_devices(ide_hwif_t *); extern void ide_acpi_set_state(ide_hwif_t *hwif, int on); #else static inline int ide_acpi_init(void) { return 0; } static inline bool ide_port_acpi(ide_hwif_t *hwif) { return 0; } static inline int ide_acpi_exec_tfs(ide_drive_t *drive) { return 0; } static inline void ide_acpi_get_timing(ide_hwif_t *hwif) { ; } static inline void ide_acpi_push_timing(ide_hwif_t *hwif) { ; } static inline void ide_acpi_init_port(ide_hwif_t *hwif) { ; } static inline void ide_acpi_port_init_devices(ide_hwif_t *hwif) { ; } static inline void ide_acpi_set_state(ide_hwif_t *hwif, int on) {} #endif void ide_register_region(struct gendisk *); void ide_unregister_region(struct gendisk *); void ide_check_nien_quirk_list(ide_drive_t *); void ide_undecoded_slave(ide_drive_t *); void ide_port_apply_params(ide_hwif_t *); int ide_sysfs_register_port(ide_hwif_t *); struct ide_host *ide_host_alloc(const struct ide_port_info *, struct ide_hw **, unsigned int); void ide_host_free(struct ide_host *); int ide_host_register(struct ide_host *, const struct ide_port_info *, struct ide_hw **); int ide_host_add(const struct ide_port_info *, struct ide_hw **, unsigned int, struct ide_host **); void ide_host_remove(struct ide_host *); int ide_legacy_device_add(const struct ide_port_info *, unsigned long); void ide_port_unregister_devices(ide_hwif_t *); void ide_port_scan(ide_hwif_t *); static inline void *ide_get_hwifdata (ide_hwif_t * hwif) { return hwif->hwif_data; } static inline void ide_set_hwifdata (ide_hwif_t * hwif, void *data) { hwif->hwif_data = data; } extern void ide_toggle_bounce(ide_drive_t *drive, int on); u64 ide_get_lba_addr(struct ide_cmd *, int); u8 ide_dump_status(ide_drive_t *, const char *, u8); struct ide_timing { u8 mode; u8 setup; /* t1 */ u16 act8b; /* t2 for 8-bit io */ u16 rec8b; /* t2i for 8-bit io */ u16 cyc8b; /* t0 for 8-bit io */ u16 active; /* t2 or tD */ u16 recover; /* t2i or tK */ u16 cycle; /* t0 */ u16 udma; /* t2CYCTYP/2 */ }; enum { IDE_TIMING_SETUP = (1 << 0), IDE_TIMING_ACT8B = (1 << 1), IDE_TIMING_REC8B = (1 << 2), IDE_TIMING_CYC8B = (1 << 3), IDE_TIMING_8BIT = IDE_TIMING_ACT8B | IDE_TIMING_REC8B | IDE_TIMING_CYC8B, IDE_TIMING_ACTIVE = (1 << 4), IDE_TIMING_RECOVER = (1 << 5), IDE_TIMING_CYCLE = (1 << 6), IDE_TIMING_UDMA = (1 << 7), IDE_TIMING_ALL = IDE_TIMING_SETUP | IDE_TIMING_8BIT | IDE_TIMING_ACTIVE | IDE_TIMING_RECOVER | IDE_TIMING_CYCLE | IDE_TIMING_UDMA, }; struct ide_timing *ide_timing_find_mode(u8); u16 ide_pio_cycle_time(ide_drive_t *, u8); void ide_timing_merge(struct ide_timing *, struct ide_timing *, struct ide_timing *, unsigned int); int ide_timing_compute(ide_drive_t *, u8, struct ide_timing *, int, int); #ifdef CONFIG_IDE_XFER_MODE int ide_scan_pio_blacklist(char *); const char *ide_xfer_verbose(u8); int ide_pio_need_iordy(ide_drive_t *, const u8); int ide_set_pio_mode(ide_drive_t *, u8); int ide_set_dma_mode(ide_drive_t *, u8); void ide_set_pio(ide_drive_t *, u8); int ide_set_xfer_rate(ide_drive_t *, u8); #else static inline void ide_set_pio(ide_drive_t *drive, u8 pio) { ; } static inline int ide_set_xfer_rate(ide_drive_t *drive, u8 rate) { return -1; } #endif static inline void ide_set_max_pio(ide_drive_t *drive) { ide_set_pio(drive, 255); } char *ide_media_string(ide_drive_t *); extern const struct attribute_group *ide_dev_groups[]; extern struct bus_type ide_bus_type; extern struct class *ide_port_class; static inline void ide_dump_identify(u8 *id) { print_hex_dump(KERN_INFO, "", DUMP_PREFIX_NONE, 16, 2, id, 512, 0); } static inline int hwif_to_node(ide_hwif_t *hwif) { return hwif->dev ? dev_to_node(hwif->dev) : -1; } static inline ide_drive_t *ide_get_pair_dev(ide_drive_t *drive) { ide_drive_t *peer = drive->hwif->devices[(drive->dn ^ 1) & 1]; return (peer->dev_flags & IDE_DFLAG_PRESENT) ? peer : NULL; } static inline void *ide_get_drivedata(ide_drive_t *drive) { return drive->drive_data; } static inline void ide_set_drivedata(ide_drive_t *drive, void *data) { drive->drive_data = data; } #define ide_port_for_each_dev(i, dev, port) \ for ((i) = 0; ((dev) = (port)->devices[i]) || (i) < MAX_DRIVES; (i)++) #define ide_port_for_each_present_dev(i, dev, port) \ for ((i) = 0; ((dev) = (port)->devices[i]) || (i) < MAX_DRIVES; (i)++) \ if ((dev)->dev_flags & IDE_DFLAG_PRESENT) #define ide_host_for_each_port(i, port, host) \ for ((i) = 0; ((port) = (host)->ports[i]) || (i) < MAX_HOST_PORTS; (i)++) #endif /* _IDE_H */