OXIESEC PANEL
- Current Dir:
/
/
usr
/
src
/
linux-headers-4.15.0-197
/
include
/
linux
/
mfd
Server IP: 139.59.38.164
Upload:
Create Dir:
Name
Size
Modified
Perms
📁
..
-
11/17/2022 06:42:23 AM
rwxr-xr-x
📄
88pm80x.h
9.99 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
88pm860x.h
13.33 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
aat2870.h
4.54 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
ab3100.h
4.16 KB
01/28/2018 09:20:33 PM
rw-r--r--
📁
abx500
-
11/17/2022 06:42:23 AM
rwxr-xr-x
📄
abx500.h
11.72 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
ac100.h
6.12 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
adp5520.h
8.3 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
altera-a10sr.h
3.42 KB
01/28/2018 09:20:33 PM
rw-r--r--
📁
arizona
-
11/17/2022 06:42:23 AM
rwxr-xr-x
📄
as3711.h
2.9 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
as3722.h
15.11 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
asic3.h
12.22 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
atmel-hlcdc.h
2.57 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
axp20x.h
16.91 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
bcm590xx.h
831 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
bd9571mwv.h
3.37 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
core.h
4.03 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
cros_ec.h
10.37 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
cros_ec_commands.h
84.45 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
cros_ec_lpc_mec.h
2.77 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
cros_ec_lpc_reg.h
1.9 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
da8xx-cfgchip.h
7.33 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
da903x.h
7.05 KB
01/28/2018 09:20:33 PM
rw-r--r--
📁
da9052
-
11/17/2022 06:42:23 AM
rwxr-xr-x
📁
da9055
-
11/17/2022 06:42:23 AM
rwxr-xr-x
📁
da9062
-
11/17/2022 06:42:23 AM
rwxr-xr-x
📁
da9063
-
11/17/2022 06:42:23 AM
rwxr-xr-x
📁
da9150
-
11/17/2022 06:42:23 AM
rwxr-xr-x
📄
davinci_voicecodec.h
3.25 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
db8500-prcmu.h
21.68 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
dbx500-prcmu.h
14.34 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
dln2.h
3.53 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
dm355evm_msp.h
2.81 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
ds1wm.h
817 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
ezx-pcap.h
7.75 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
hi6421-pmic.h
1.3 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
hi655x-pmic.h
2.03 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
htc-pasic3.h
1.2 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
imx25-tsadc.h
4.86 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
intel_msic.h
15.99 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
intel_soc_pmic.h
1.17 KB
11/01/2022 04:52:05 PM
rw-r--r--
📄
intel_soc_pmic_bxtwc.h
2 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
ipaq-micro.h
3.66 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
janz.h
1.03 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
kempld.h
4.16 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
lm3533.h
2.59 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
lp3943.h
2.68 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
lp873x.h
8.69 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
lp87565.h
7.68 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
lp8788-isink.h
1.19 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
lp8788.h
8.84 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
lpc_ich.h
1.23 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
max14577-private.h
15.86 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
max14577.h
2.68 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
max77620.h
10.87 KB
11/01/2022 04:52:05 PM
rw-r--r--
📄
max77686-private.h
13.21 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
max77686.h
2.65 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
max77693-common.h
1.27 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
max77693-private.h
17.95 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
max77693.h
2.24 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
max77843-private.h
15.43 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
max8907.h
7.52 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
max8925.h
7.18 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
max8997-private.h
12.43 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
max8997.h
6.04 KB
11/01/2022 04:52:05 PM
rw-r--r--
📄
max8998-private.h
5.01 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
max8998.h
3.56 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
mc13783.h
2.83 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
mc13892.h
938 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
mc13xxx.h
7.65 KB
11/01/2022 04:52:05 PM
rw-r--r--
📄
mcp.h
1.77 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
menelaus.h
1.25 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
motorola-cpcap.h
12.5 KB
01/28/2018 09:20:33 PM
rw-r--r--
📁
mt6323
-
11/17/2022 06:42:23 AM
rwxr-xr-x
📁
mt6397
-
11/17/2022 06:42:23 AM
rwxr-xr-x
📄
mxs-lradc.h
6.05 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
palmas.h
149.07 KB
11/01/2022 04:52:05 PM
rw-r--r--
📁
pcf50633
-
11/17/2022 06:42:23 AM
rwxr-xr-x
📄
qcom_rpm.h
293 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
rc5t583.h
9.82 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
rdc321x.h
591 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
retu.h
723 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
rk808.h
12.51 KB
11/01/2022 04:52:05 PM
rw-r--r--
📄
rn5t618.h
7.34 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
rt5033-private.h
7.84 KB
11/01/2022 04:52:05 PM
rw-r--r--
📄
rt5033.h
1.21 KB
01/28/2018 09:20:33 PM
rw-r--r--
📁
samsung
-
11/17/2022 06:42:23 AM
rwxr-xr-x
📄
si476x-core.h
15.24 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
si476x-platform.h
6.45 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
si476x-reports.h
4.89 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
sky81452.h
990 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
smsc.h
2.85 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
sta2x11-mfd.h
18.72 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
stm32-lptimer.h
1.81 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
stm32-timers.h
3.07 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
stmpe.h
3.38 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
stw481x.h
1.41 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
sun4i-gpadc.h
3.62 KB
01/28/2018 09:20:33 PM
rw-r--r--
📁
syscon
-
11/17/2022 06:42:23 AM
rwxr-xr-x
📄
syscon.h
1.41 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
t7l66xb.h
771 bytes
11/01/2022 04:52:05 PM
rw-r--r--
📄
tc3589x.h
3.91 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
tc6387xb.h
516 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
tc6393xb.h
1.51 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
ti-lmu-register.h
7.43 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
ti-lmu.h
1.78 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
ti_am335x_tscadc.h
5.72 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
tmio.h
4.6 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
tps6105x.h
3.03 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
tps65010.h
6.53 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
tps6507x.h
4.94 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
tps65086.h
3.5 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
tps65090.h
4.35 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
tps65217.h
8.24 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
tps65218.h
7.84 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
tps6586x.h
2.71 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
tps65910.h
30.59 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
tps65912.h
9.91 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
tps68470.h
3.33 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
tps80031.h
19.59 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
twl.h
25.58 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
twl4030-audio.h
8.54 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
twl6040.h
7.16 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
ucb1x00.h
6.57 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
viperboard.h
2.95 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
wl1273-core.h
8.3 KB
01/28/2018 09:20:33 PM
rw-r--r--
📁
wm831x
-
11/17/2022 06:42:23 AM
rwxr-xr-x
📁
wm8350
-
11/17/2022 06:42:23 AM
rwxr-xr-x
📄
wm8400-audio.h
69.8 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
wm8400-private.h
57.98 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
wm8400.h
1.18 KB
01/28/2018 09:20:33 PM
rw-r--r--
📁
wm8994
-
11/17/2022 06:42:23 AM
rwxr-xr-x
📄
wm97xx.h
576 bytes
01/28/2018 09:20:33 PM
rw-r--r--
Editing: imx25-tsadc.h
Close
/* SPDX-License-Identifier: GPL-2.0 */ #ifndef _LINUX_INCLUDE_MFD_IMX25_TSADC_H_ #define _LINUX_INCLUDE_MFD_IMX25_TSADC_H_ struct regmap; struct clk; struct mx25_tsadc { struct regmap *regs; struct irq_domain *domain; struct clk *clk; }; #define MX25_TSC_TGCR 0x00 #define MX25_TSC_TGSR 0x04 #define MX25_TSC_TICR 0x08 /* The same register layout for TC and GC queue */ #define MX25_ADCQ_FIFO 0x00 #define MX25_ADCQ_CR 0x04 #define MX25_ADCQ_SR 0x08 #define MX25_ADCQ_MR 0x0c #define MX25_ADCQ_ITEM_7_0 0x20 #define MX25_ADCQ_ITEM_15_8 0x24 #define MX25_ADCQ_CFG(n) (0x40 + ((n) * 0x4)) #define MX25_ADCQ_MR_MASK 0xffffffff /* TGCR */ #define MX25_TGCR_PDBTIME(x) ((x) << 25) #define MX25_TGCR_PDBTIME_MASK GENMASK(31, 25) #define MX25_TGCR_PDBEN BIT(24) #define MX25_TGCR_PDEN BIT(23) #define MX25_TGCR_ADCCLKCFG(x) ((x) << 16) #define MX25_TGCR_GET_ADCCLK(x) (((x) >> 16) & 0x1f) #define MX25_TGCR_INTREFEN BIT(10) #define MX25_TGCR_POWERMODE_MASK GENMASK(9, 8) #define MX25_TGCR_POWERMODE_SAVE (1 << 8) #define MX25_TGCR_POWERMODE_ON (2 << 8) #define MX25_TGCR_STLC BIT(5) #define MX25_TGCR_SLPC BIT(4) #define MX25_TGCR_FUNC_RST BIT(2) #define MX25_TGCR_TSC_RST BIT(1) #define MX25_TGCR_CLK_EN BIT(0) /* TGSR */ #define MX25_TGSR_SLP_INT BIT(2) #define MX25_TGSR_GCQ_INT BIT(1) #define MX25_TGSR_TCQ_INT BIT(0) /* ADCQ_ITEM_* */ #define _MX25_ADCQ_ITEM(item, x) ((x) << ((item) * 4)) #define MX25_ADCQ_ITEM(item, x) ((item) >= 8 ? \ _MX25_ADCQ_ITEM((item) - 8, (x)) : _MX25_ADCQ_ITEM((item), (x))) /* ADCQ_FIFO (TCQFIFO and GCQFIFO) */ #define MX25_ADCQ_FIFO_DATA(x) (((x) >> 4) & 0xfff) #define MX25_ADCQ_FIFO_ID(x) ((x) & 0xf) /* ADCQ_CR (TCQR and GCQR) */ #define MX25_ADCQ_CR_PDCFG_LEVEL BIT(19) #define MX25_ADCQ_CR_PDMSK BIT(18) #define MX25_ADCQ_CR_FRST BIT(17) #define MX25_ADCQ_CR_QRST BIT(16) #define MX25_ADCQ_CR_RWAIT_MASK GENMASK(15, 12) #define MX25_ADCQ_CR_RWAIT(x) ((x) << 12) #define MX25_ADCQ_CR_WMRK_MASK GENMASK(11, 8) #define MX25_ADCQ_CR_WMRK(x) ((x) << 8) #define MX25_ADCQ_CR_LITEMID_MASK (0xf << 4) #define MX25_ADCQ_CR_LITEMID(x) ((x) << 4) #define MX25_ADCQ_CR_RPT BIT(3) #define MX25_ADCQ_CR_FQS BIT(2) #define MX25_ADCQ_CR_QSM_MASK GENMASK(1, 0) #define MX25_ADCQ_CR_QSM_PD 0x1 #define MX25_ADCQ_CR_QSM_FQS 0x2 #define MX25_ADCQ_CR_QSM_FQS_PD 0x3 /* ADCQ_SR (TCQSR and GCQSR) */ #define MX25_ADCQ_SR_FDRY BIT(15) #define MX25_ADCQ_SR_FULL BIT(14) #define MX25_ADCQ_SR_EMPT BIT(13) #define MX25_ADCQ_SR_FDN(x) (((x) >> 8) & 0x1f) #define MX25_ADCQ_SR_FRR BIT(6) #define MX25_ADCQ_SR_FUR BIT(5) #define MX25_ADCQ_SR_FOR BIT(4) #define MX25_ADCQ_SR_EOQ BIT(1) #define MX25_ADCQ_SR_PD BIT(0) /* ADCQ_MR (TCQMR and GCQMR) */ #define MX25_ADCQ_MR_FDRY_DMA BIT(31) #define MX25_ADCQ_MR_FER_DMA BIT(22) #define MX25_ADCQ_MR_FUR_DMA BIT(21) #define MX25_ADCQ_MR_FOR_DMA BIT(20) #define MX25_ADCQ_MR_EOQ_DMA BIT(17) #define MX25_ADCQ_MR_PD_DMA BIT(16) #define MX25_ADCQ_MR_FDRY_IRQ BIT(15) #define MX25_ADCQ_MR_FER_IRQ BIT(6) #define MX25_ADCQ_MR_FUR_IRQ BIT(5) #define MX25_ADCQ_MR_FOR_IRQ BIT(4) #define MX25_ADCQ_MR_EOQ_IRQ BIT(1) #define MX25_ADCQ_MR_PD_IRQ BIT(0) /* ADCQ_CFG (TICR, TCC0-7,GCC0-7) */ #define MX25_ADCQ_CFG_SETTLING_TIME(x) ((x) << 24) #define MX25_ADCQ_CFG_IGS (1 << 20) #define MX25_ADCQ_CFG_NOS_MASK GENMASK(19, 16) #define MX25_ADCQ_CFG_NOS(x) (((x) - 1) << 16) #define MX25_ADCQ_CFG_WIPER (1 << 15) #define MX25_ADCQ_CFG_YNLR (1 << 14) #define MX25_ADCQ_CFG_YPLL_HIGH (0 << 12) #define MX25_ADCQ_CFG_YPLL_OFF (1 << 12) #define MX25_ADCQ_CFG_YPLL_LOW (3 << 12) #define MX25_ADCQ_CFG_XNUR_HIGH (0 << 10) #define MX25_ADCQ_CFG_XNUR_OFF (1 << 10) #define MX25_ADCQ_CFG_XNUR_LOW (3 << 10) #define MX25_ADCQ_CFG_XPUL_HIGH (0 << 9) #define MX25_ADCQ_CFG_XPUL_OFF (1 << 9) #define MX25_ADCQ_CFG_REFP(sel) ((sel) << 7) #define MX25_ADCQ_CFG_REFP_YP MX25_ADCQ_CFG_REFP(0) #define MX25_ADCQ_CFG_REFP_XP MX25_ADCQ_CFG_REFP(1) #define MX25_ADCQ_CFG_REFP_EXT MX25_ADCQ_CFG_REFP(2) #define MX25_ADCQ_CFG_REFP_INT MX25_ADCQ_CFG_REFP(3) #define MX25_ADCQ_CFG_REFP_MASK GENMASK(8, 7) #define MX25_ADCQ_CFG_IN(sel) ((sel) << 4) #define MX25_ADCQ_CFG_IN_XP MX25_ADCQ_CFG_IN(0) #define MX25_ADCQ_CFG_IN_YP MX25_ADCQ_CFG_IN(1) #define MX25_ADCQ_CFG_IN_XN MX25_ADCQ_CFG_IN(2) #define MX25_ADCQ_CFG_IN_YN MX25_ADCQ_CFG_IN(3) #define MX25_ADCQ_CFG_IN_WIPER MX25_ADCQ_CFG_IN(4) #define MX25_ADCQ_CFG_IN_AUX0 MX25_ADCQ_CFG_IN(5) #define MX25_ADCQ_CFG_IN_AUX1 MX25_ADCQ_CFG_IN(6) #define MX25_ADCQ_CFG_IN_AUX2 MX25_ADCQ_CFG_IN(7) #define MX25_ADCQ_CFG_REFN(sel) ((sel) << 2) #define MX25_ADCQ_CFG_REFN_XN MX25_ADCQ_CFG_REFN(0) #define MX25_ADCQ_CFG_REFN_YN MX25_ADCQ_CFG_REFN(1) #define MX25_ADCQ_CFG_REFN_NGND MX25_ADCQ_CFG_REFN(2) #define MX25_ADCQ_CFG_REFN_NGND2 MX25_ADCQ_CFG_REFN(3) #define MX25_ADCQ_CFG_REFN_MASK GENMASK(3, 2) #define MX25_ADCQ_CFG_PENIACK (1 << 1) #endif /* _LINUX_INCLUDE_MFD_IMX25_TSADC_H_ */