OXIESEC PANEL
- Current Dir:
/
/
usr
/
src
/
linux-headers-4.15.0-197
/
arch
/
powerpc
/
include
/
asm
/
book3s
/
64
Server IP: 139.59.38.164
Upload:
Create Dir:
Name
Size
Modified
Perms
📁
..
-
11/17/2022 06:42:21 AM
rwxr-xr-x
📄
hash-4k.h
3.06 KB
11/01/2022 04:52:05 PM
rw-r--r--
📄
hash-64k.h
7.25 KB
11/01/2022 04:52:05 PM
rw-r--r--
📄
hash.h
6.16 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
hugetlb.h
2.02 KB
11/01/2022 04:52:05 PM
rw-r--r--
📄
kup-radix.h
649 bytes
11/01/2022 04:52:05 PM
rw-r--r--
📄
mmu-hash.h
24.67 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
mmu.h
4.66 KB
11/01/2022 04:52:05 PM
rw-r--r--
📄
pgalloc.h
6.12 KB
11/01/2022 04:52:05 PM
rw-r--r--
📄
pgtable-4k.h
1.32 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
pgtable-64k.h
1.55 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
pgtable.h
35.48 KB
11/01/2022 04:52:05 PM
rw-r--r--
📄
radix-4k.h
391 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
radix-64k.h
395 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
radix.h
8.92 KB
11/01/2022 04:52:05 PM
rw-r--r--
📄
slice.h
841 bytes
11/01/2022 04:52:05 PM
rw-r--r--
📄
tlbflush-hash.h
2.97 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
tlbflush-radix.h
2.25 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
tlbflush.h
3.06 KB
01/28/2018 09:20:33 PM
rw-r--r--
Editing: hash-4k.h
Close
/* SPDX-License-Identifier: GPL-2.0 */ #ifndef _ASM_POWERPC_BOOK3S_64_HASH_4K_H #define _ASM_POWERPC_BOOK3S_64_HASH_4K_H /* * Entries per page directory level. The PTE level must use a 64b record * for each page table entry. The PMD and PGD level use a 32b record for * each entry by assuming that each entry is page aligned. */ #define H_PTE_INDEX_SIZE 9 #define H_PMD_INDEX_SIZE 7 #define H_PUD_INDEX_SIZE 9 #define H_PGD_INDEX_SIZE 9 #ifndef __ASSEMBLY__ #define H_PTE_TABLE_SIZE (sizeof(pte_t) << H_PTE_INDEX_SIZE) #define H_PMD_TABLE_SIZE (sizeof(pmd_t) << H_PMD_INDEX_SIZE) #define H_PUD_TABLE_SIZE (sizeof(pud_t) << H_PUD_INDEX_SIZE) #define H_PGD_TABLE_SIZE (sizeof(pgd_t) << H_PGD_INDEX_SIZE) /* PTE flags to conserve for HPTE identification */ #define _PAGE_HPTEFLAGS (H_PAGE_BUSY | H_PAGE_HASHPTE | \ H_PAGE_F_SECOND | H_PAGE_F_GIX) /* * Not supported by 4k linux page size */ #define H_PAGE_4K_PFN 0x0 #define H_PAGE_THP_HUGE 0x0 #define H_PAGE_COMBO 0x0 #define H_PTE_FRAG_NR 0 #define H_PTE_FRAG_SIZE_SHIFT 0 /* * On all 4K setups, remap_4k_pfn() equates to remap_pfn_range() */ #define remap_4k_pfn(vma, addr, pfn, prot) \ remap_pfn_range((vma), (addr), (pfn), PAGE_SIZE, (prot)) #ifdef CONFIG_HUGETLB_PAGE static inline int hash__hugepd_ok(hugepd_t hpd) { unsigned long hpdval = hpd_val(hpd); /* * if it is not a pte and have hugepd shift mask * set, then it is a hugepd directory pointer */ if (!(hpdval & _PAGE_PTE) && ((hpdval & HUGEPD_SHIFT_MASK) != 0)) return true; return false; } #endif #ifdef CONFIG_TRANSPARENT_HUGEPAGE static inline char *get_hpte_slot_array(pmd_t *pmdp) { BUG(); return NULL; } static inline unsigned int hpte_valid(unsigned char *hpte_slot_array, int index) { BUG(); return 0; } static inline unsigned int hpte_hash_index(unsigned char *hpte_slot_array, int index) { BUG(); return 0; } static inline void mark_hpte_slot_valid(unsigned char *hpte_slot_array, unsigned int index, unsigned int hidx) { BUG(); } static inline int hash__pmd_trans_huge(pmd_t pmd) { return 0; } static inline int hash__pmd_same(pmd_t pmd_a, pmd_t pmd_b) { BUG(); return 0; } static inline pmd_t hash__pmd_mkhuge(pmd_t pmd) { BUG(); return pmd; } extern unsigned long hash__pmd_hugepage_update(struct mm_struct *mm, unsigned long addr, pmd_t *pmdp, unsigned long clr, unsigned long set); extern pmd_t hash__pmdp_collapse_flush(struct vm_area_struct *vma, unsigned long address, pmd_t *pmdp); extern void hash__pgtable_trans_huge_deposit(struct mm_struct *mm, pmd_t *pmdp, pgtable_t pgtable); extern pgtable_t hash__pgtable_trans_huge_withdraw(struct mm_struct *mm, pmd_t *pmdp); extern void hash__pmdp_huge_split_prepare(struct vm_area_struct *vma, unsigned long address, pmd_t *pmdp); extern pmd_t hash__pmdp_huge_get_and_clear(struct mm_struct *mm, unsigned long addr, pmd_t *pmdp); extern int hash__has_transparent_hugepage(void); #endif static inline pmd_t hash__pmd_mkdevmap(pmd_t pmd) { BUG(); return pmd; } #endif /* !__ASSEMBLY__ */ #endif /* _ASM_POWERPC_BOOK3S_64_HASH_4K_H */