OXIESEC PANEL

Name	Size	Modified	Perms
📁 ..	-	05/09/2024 07:14:15 AM	rwxr-xr-x
📄 atmel_lcdc.h	6.8 KB	01/28/2018 09:20:33 PM	rw-r--r--
📄 aty128.h	13.27 KB	01/28/2018 09:20:33 PM	rw-r--r--
📄 auo_k190xfb.h	2.79 KB	01/28/2018 09:20:33 PM	rw-r--r--
📄 broadsheetfb.h	2.12 KB	01/28/2018 09:20:33 PM	rw-r--r--
📄 cirrus.h	5.67 KB	01/28/2018 09:20:33 PM	rw-r--r--
📄 cvisionppc.h	1.54 KB	01/28/2018 09:20:33 PM	rw-r--r--
📄 da8xx-fb.h	1.99 KB	01/28/2018 09:20:33 PM	rw-r--r--
📄 display_timing.h	3.11 KB	01/28/2018 09:20:33 PM	rw-r--r--
📄 edid.h	228 bytes	01/28/2018 09:20:33 PM	rw-r--r--
📄 exynos5433_decon.h	6.82 KB	01/28/2018 09:20:33 PM	rw-r--r--
📄 exynos7_decon.h	10.9 KB	01/28/2018 09:20:33 PM	rw-r--r--
📄 gbe.h	10.54 KB	01/28/2018 09:20:33 PM	rw-r--r--
📄 hecubafb.h	1.5 KB	01/28/2018 09:20:33 PM	rw-r--r--
📄 ili9320.h	5.8 KB	01/28/2018 09:20:33 PM	rw-r--r--
📄 imx-ipu-image-convert.h	6.97 KB	01/28/2018 09:20:33 PM	rw-r--r--
📄 imx-ipu-v3.h	14.88 KB	01/28/2018 09:20:33 PM	rw-r--r--
📄 kyro.h	2.36 KB	01/28/2018 09:20:33 PM	rw-r--r--
📄 mach64.h	47.14 KB	01/28/2018 09:20:33 PM	rw-r--r--
📄 maxinefb.h	1.24 KB	01/28/2018 09:20:33 PM	rw-r--r--
📄 mbxfb.h	2.16 KB	01/28/2018 09:20:33 PM	rw-r--r--
📄 metronomefb.h	1.48 KB	01/28/2018 09:20:33 PM	rw-r--r--
📄 mipi_display.h	4.52 KB	01/28/2018 09:20:33 PM	rw-r--r--
📄 mmp_disp.h	7.61 KB	01/28/2018 09:20:33 PM	rw-r--r--
📄 neomagic.h	4.9 KB	01/28/2018 09:20:33 PM	rw-r--r--
📄 newport.h	18.68 KB	01/28/2018 09:20:33 PM	rw-r--r--
📄 of_display_timing.h	968 bytes	06/16/2023 05:32:39 PM	rw-r--r--
📄 of_videomode.h	367 bytes	01/28/2018 09:20:33 PM	rw-r--r--
📄 omap-panel-data.h	2.18 KB	01/28/2018 09:20:33 PM	rw-r--r--
📄 omapfb_dss.h	23.44 KB	01/28/2018 09:20:33 PM	rw-r--r--
📄 omapvrfb.h	2.38 KB	01/28/2018 09:20:33 PM	rw-r--r--
📄 permedia2.h	8.96 KB	01/28/2018 09:20:33 PM	rw-r--r--
📄 platform_lcd.h	589 bytes	01/28/2018 09:20:33 PM	rw-r--r--
📄 pm3fb.h	45.31 KB	01/28/2018 09:20:33 PM	rw-r--r--
📄 pmag-ba-fb.h	1.02 KB	01/28/2018 09:20:33 PM	rw-r--r--
📄 pmagb-b-fb.h	2.34 KB	01/28/2018 09:20:33 PM	rw-r--r--
📄 pxa168fb.h	2.67 KB	01/28/2018 09:20:33 PM	rw-r--r--
📄 radeon.h	109.21 KB	01/28/2018 09:20:33 PM	rw-r--r--
📄 s1d13xxxfb.h	9.95 KB	01/28/2018 09:20:33 PM	rw-r--r--
📄 sa1100fb.h	1.26 KB	01/28/2018 09:20:33 PM	rw-r--r--
📄 samsung_fimd.h	16.8 KB	01/28/2018 09:20:33 PM	rw-r--r--
📄 sh_mobile_lcdc.h	6.11 KB	01/28/2018 09:20:33 PM	rw-r--r--
📄 sh_mobile_meram.h	2.44 KB	01/28/2018 09:20:33 PM	rw-r--r--
📄 sisfb.h	1.23 KB	01/28/2018 09:20:33 PM	rw-r--r--
📄 sstfb.h	11.04 KB	01/28/2018 09:20:33 PM	rw-r--r--
📄 tdfx.h	5.32 KB	01/28/2018 09:20:33 PM	rw-r--r--
📄 tgafb.h	6.94 KB	01/28/2018 09:20:33 PM	rw-r--r--
📄 trident.h	3.23 KB	01/28/2018 09:20:33 PM	rw-r--r--
📄 udlfb.h	2.85 KB	06/16/2023 05:32:39 PM	rw-r--r--
📄 uvesafb.h	2.85 KB	01/28/2018 09:20:33 PM	rw-r--r--
📄 vga.h	13.72 KB	01/28/2018 09:20:33 PM	rw-r--r--
📄 videomode.h	1.35 KB	01/28/2018 09:20:33 PM	rw-r--r--
📄 w100fb.h	3.72 KB	01/28/2018 09:20:33 PM	rw-r--r--

Editing: tdfx.h

/* SPDX-License-Identifier: GPL-2.0 */
#ifndef _TDFX_H
#define _TDFX_H

#include <linux/i2c.h>
#include <linux/i2c-algo-bit.h>

/* membase0 register offsets */
#define STATUS		0x00
#define PCIINIT0	0x04
#define SIPMONITOR	0x08
#define LFBMEMORYCONFIG	0x0c
#define MISCINIT0	0x10
#define MISCINIT1	0x14
#define DRAMINIT0	0x18
#define DRAMINIT1	0x1c
#define AGPINIT		0x20
#define TMUGBEINIT	0x24
#define VGAINIT0	0x28
#define VGAINIT1	0x2c
#define DRAMCOMMAND	0x30
#define DRAMDATA	0x34
/* reserved	0x38 */
/* reserved	0x3c */
#define PLLCTRL0	0x40
#define PLLCTRL1	0x44
#define PLLCTRL2	0x48
#define DACMODE		0x4c
#define DACADDR		0x50
#define DACDATA		0x54
#define RGBMAXDELTA	0x58
#define VIDPROCCFG	0x5c
#define HWCURPATADDR	0x60
#define HWCURLOC	0x64
#define HWCURC0		0x68
#define HWCURC1		0x6c
#define VIDINFORMAT	0x70
#define VIDINSTATUS	0x74
#define VIDSERPARPORT	0x78
#define VIDINXDELTA	0x7c
#define VIDININITERR	0x80
#define VIDINYDELTA	0x84
#define VIDPIXBUFTHOLD	0x88
#define VIDCHRMIN	0x8c
#define VIDCHRMAX	0x90
#define VIDCURLIN	0x94
#define VIDSCREENSIZE	0x98
#define VIDOVRSTARTCRD	0x9c
#define VIDOVRENDCRD	0xa0
#define VIDOVRDUDX	0xa4
#define VIDOVRDUDXOFF	0xa8
#define VIDOVRDVDY	0xac
/* ... */
#define VIDOVRDVDYOFF	0xe0
#define VIDDESKSTART	0xe4
#define VIDDESKSTRIDE	0xe8
#define VIDINADDR0	0xec
#define VIDINADDR1	0xf0
#define VIDINADDR2	0xf4
#define VIDINSTRIDE	0xf8
#define VIDCUROVRSTART	0xfc

#define INTCTRL		(0x00100000 + 0x04)
#define CLIP0MIN	(0x00100000 + 0x08)
#define CLIP0MAX	(0x00100000 + 0x0c)
#define DSTBASE		(0x00100000 + 0x10)
#define DSTFORMAT	(0x00100000 + 0x14)
#define SRCBASE		(0x00100000 + 0x34)
#define COMMANDEXTRA_2D	(0x00100000 + 0x38)
#define CLIP1MIN	(0x00100000 + 0x4c)
#define CLIP1MAX	(0x00100000 + 0x50)
#define SRCFORMAT	(0x00100000 + 0x54)
#define SRCSIZE		(0x00100000 + 0x58)
#define SRCXY		(0x00100000 + 0x5c)
#define COLORBACK	(0x00100000 + 0x60)
#define COLORFORE	(0x00100000 + 0x64)
#define DSTSIZE		(0x00100000 + 0x68)
#define DSTXY		(0x00100000 + 0x6c)
#define COMMAND_2D	(0x00100000 + 0x70)
#define LAUNCH_2D	(0x00100000 + 0x80)

#define COMMAND_3D	(0x00200000 + 0x120)

/* register bitfields (not all, only as needed) */

/* COMMAND_2D reg. values */
#define TDFX_ROP_COPY		0xcc	/* src */
#define TDFX_ROP_INVERT		0x55	/* NOT dst */
#define TDFX_ROP_XOR		0x66	/* src XOR dst */

#define AUTOINC_DSTX			BIT(10)
#define AUTOINC_DSTY			BIT(11)
#define COMMAND_2D_FILLRECT		0x05
#define COMMAND_2D_S2S_BITBLT		0x01	/* screen to screen */
#define COMMAND_2D_H2S_BITBLT		0x03	/* host to screen */

#define COMMAND_3D_NOP			0x00
#define STATUS_RETRACE			BIT(6)
#define STATUS_BUSY			BIT(9)
#define MISCINIT1_CLUT_INV		BIT(0)
#define MISCINIT1_2DBLOCK_DIS		BIT(15)
#define DRAMINIT0_SGRAM_NUM		BIT(26)
#define DRAMINIT0_SGRAM_TYPE		BIT(27)
#define DRAMINIT0_SGRAM_TYPE_MASK       (BIT(27) | BIT(28) | BIT(29))
#define DRAMINIT0_SGRAM_TYPE_SHIFT      27
#define DRAMINIT1_MEM_SDRAM		BIT(30)
#define VGAINIT0_VGA_DISABLE		BIT(0)
#define VGAINIT0_EXT_TIMING		BIT(1)
#define VGAINIT0_8BIT_DAC		BIT(2)
#define VGAINIT0_EXT_ENABLE		BIT(6)
#define VGAINIT0_WAKEUP_3C3		BIT(8)
#define VGAINIT0_LEGACY_DISABLE		BIT(9)
#define VGAINIT0_ALT_READBACK		BIT(10)
#define VGAINIT0_FAST_BLINK		BIT(11)
#define VGAINIT0_EXTSHIFTOUT		BIT(12)
#define VGAINIT0_DECODE_3C6		BIT(13)
#define VGAINIT0_SGRAM_HBLANK_DISABLE	BIT(22)
#define VGAINIT1_MASK			0x1fffff
#define VIDCFG_VIDPROC_ENABLE		BIT(0)
#define VIDCFG_CURS_X11			BIT(1)
#define VIDCFG_INTERLACE		BIT(3)
#define VIDCFG_HALF_MODE		BIT(4)
#define VIDCFG_DESK_ENABLE		BIT(7)
#define VIDCFG_CLUT_BYPASS		BIT(10)
#define VIDCFG_2X			BIT(26)
#define VIDCFG_HWCURSOR_ENABLE		BIT(27)
#define VIDCFG_PIXFMT_SHIFT             18
#define DACMODE_2X			BIT(0)

/* I2C bit locations in the VIDSERPARPORT register */
#define DDC_ENAB	0x00040000
#define DDC_SCL_OUT	0x00080000
#define DDC_SDA_OUT	0x00100000
#define DDC_SCL_IN	0x00200000
#define DDC_SDA_IN	0x00400000
#define I2C_ENAB	0x00800000
#define I2C_SCL_OUT	0x01000000
#define I2C_SDA_OUT	0x02000000
#define I2C_SCL_IN	0x04000000
#define I2C_SDA_IN	0x08000000

/* VGA rubbish, need to change this for multihead support */
#define MISC_W		0x3c2
#define MISC_R		0x3cc
#define SEQ_I		0x3c4
#define SEQ_D		0x3c5
#define CRT_I		0x3d4
#define CRT_D		0x3d5
#define ATT_IW		0x3c0
#define IS1_R		0x3da
#define GRA_I		0x3ce
#define GRA_D		0x3cf

#ifdef __KERNEL__

struct banshee_reg {
	/* VGA rubbish */
	unsigned char att[21];
	unsigned char crt[25];
	unsigned char gra[9];
	unsigned char misc[1];
	unsigned char seq[5];

/* Banshee extensions */
	unsigned char ext[2];
	unsigned long vidcfg;
	unsigned long vidpll;
	unsigned long mempll;
	unsigned long gfxpll;
	unsigned long dacmode;
	unsigned long vgainit0;
	unsigned long vgainit1;
	unsigned long screensize;
	unsigned long stride;
	unsigned long cursloc;
	unsigned long curspataddr;
	unsigned long cursc0;
	unsigned long cursc1;
	unsigned long startaddr;
	unsigned long clip0min;
	unsigned long clip0max;
	unsigned long clip1min;
	unsigned long clip1max;
	unsigned long miscinit0;
};

struct tdfx_par;

struct tdfxfb_i2c_chan {
	struct tdfx_par *par;
	struct i2c_adapter adapter;
	struct i2c_algo_bit_data algo;
};

struct tdfx_par {
	u32 max_pixclock;
	u32 palette[16];
	void __iomem *regbase_virt;
	unsigned long iobase;
	int wc_cookie;
#ifdef CONFIG_FB_3DFX_I2C
	struct tdfxfb_i2c_chan chan[2];
#endif
};

#endif	/* __KERNEL__ */

#endif	/* _TDFX_H */