OXIESEC PANEL
- Current Dir:
/
/
usr
/
src
/
linux-headers-4.15.0-213
/
arch
/
tile
/
include
/
arch
Server IP: 139.59.38.164
Upload:
Create Dir:
Name
Size
Modified
Perms
📁
..
-
05/09/2024 07:14:13 AM
rwxr-xr-x
📄
mpipe.h
11.3 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
mpipe_constants.h
1.12 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
mpipe_def.h
1.68 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
mpipe_shm.h
17.86 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
mpipe_shm_def.h
914 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
spr_def.h
3.73 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
trio.h
3.03 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
trio_constants.h
1.04 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
trio_def.h
1.71 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
trio_pcie_intfc.h
7.32 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
trio_pcie_intfc_def.h
1.5 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
trio_pcie_rc.h
5.07 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
trio_pcie_rc_def.h
947 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
trio_shm.h
3.55 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
trio_shm_def.h
713 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
uart.h
8.24 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
uart_def.h
5.08 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
usb_host.h
816 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
usb_host_def.h
713 bytes
01/28/2018 09:20:33 PM
rw-r--r--
Editing: mpipe_def.h
Close
/* * Copyright 2012 Tilera Corporation. All Rights Reserved. * * This program is free software; you can redistribute it and/or * modify it under the terms of the GNU General Public License * as published by the Free Software Foundation, version 2. * * This program is distributed in the hope that it will be useful, but * WITHOUT ANY WARRANTY; without even the implied warranty of * MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, GOOD TITLE or * NON INFRINGEMENT. See the GNU General Public License for * more details. */ /* Machine-generated file; do not edit. */ #ifndef __ARCH_MPIPE_DEF_H__ #define __ARCH_MPIPE_DEF_H__ #define MPIPE_MMIO_ADDR__REGION_SHIFT 26 #define MPIPE_MMIO_ADDR__REGION_VAL_CFG 0x0 #define MPIPE_MMIO_ADDR__REGION_VAL_IDMA 0x4 #define MPIPE_MMIO_ADDR__REGION_VAL_EDMA 0x5 #define MPIPE_MMIO_ADDR__REGION_VAL_BSM 0x6 #define MPIPE_BSM_REGION_VAL__VA_SHIFT 7 #define MPIPE_BSM_INIT_DAT_1__SIZE_VAL_BSZ_128 0x0 #define MPIPE_BSM_INIT_DAT_1__SIZE_VAL_BSZ_256 0x1 #define MPIPE_BSM_INIT_DAT_1__SIZE_VAL_BSZ_512 0x2 #define MPIPE_BSM_INIT_DAT_1__SIZE_VAL_BSZ_1024 0x3 #define MPIPE_BSM_INIT_DAT_1__SIZE_VAL_BSZ_1664 0x4 #define MPIPE_BSM_INIT_DAT_1__SIZE_VAL_BSZ_4096 0x5 #define MPIPE_BSM_INIT_DAT_1__SIZE_VAL_BSZ_10368 0x6 #define MPIPE_BSM_INIT_DAT_1__SIZE_VAL_BSZ_16384 0x7 #define MPIPE_LBL_INIT_DAT_BSTS_TBL__MODE_VAL_DFA 0x0 #define MPIPE_LBL_INIT_DAT_BSTS_TBL__MODE_VAL_FIXED 0x1 #define MPIPE_LBL_INIT_DAT_BSTS_TBL__MODE_VAL_ALWAYS_PICK 0x2 #define MPIPE_LBL_INIT_DAT_BSTS_TBL__MODE_VAL_STICKY 0x3 #define MPIPE_LBL_INIT_DAT_BSTS_TBL__MODE_VAL_STICKY_RAND 0x7 #define MPIPE_LBL_NR_STATE__FIRST_WORD 0x2138 #endif /* !defined(__ARCH_MPIPE_DEF_H__) */