OXIESEC PANEL
- Current Dir:
/
/
usr
/
src
/
linux-headers-4.15.0-213
/
arch
/
sh
/
include
/
uapi
/
asm
Server IP: 139.59.38.164
Upload:
Create Dir:
Name
Size
Modified
Perms
📁
..
-
05/09/2024 07:14:13 AM
rwxr-xr-x
📄
Kbuild
526 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
auxvec.h
1.08 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
byteorder.h
278 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
cachectl.h
648 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
cpu-features.h
1.13 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
hw_breakpoint.h
167 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
ioctls.h
4.8 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
posix_types.h
205 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
posix_types_32.h
801 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
posix_types_64.h
1.01 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
ptrace.h
960 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
ptrace_32.h
1.58 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
ptrace_64.h
352 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
setup.h
31 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
sigcontext.h
859 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
signal.h
369 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
sockios.h
536 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
stat.h
3.01 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
swab.h
1.05 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
types.h
31 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
unistd.h
178 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
unistd_32.h
11.03 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
unistd_64.h
11.67 KB
01/28/2018 09:20:33 PM
rw-r--r--
Editing: cpu-features.h
Close
/* SPDX-License-Identifier: GPL-2.0 WITH Linux-syscall-note */ #ifndef __ASM_SH_CPU_FEATURES_H #define __ASM_SH_CPU_FEATURES_H /* * Processor flags * * Note: When adding a new flag, keep cpu_flags[] in * arch/sh/kernel/setup.c in sync so symbolic name * mapping of the processor flags has a chance of being * reasonably accurate. * * These flags are also available through the ELF * auxiliary vector as AT_HWCAP. */ #define CPU_HAS_FPU 0x0001 /* Hardware FPU support */ #define CPU_HAS_P2_FLUSH_BUG 0x0002 /* Need to flush the cache in P2 area */ #define CPU_HAS_MMU_PAGE_ASSOC 0x0004 /* SH3: TLB way selection bit support */ #define CPU_HAS_DSP 0x0008 /* SH-DSP: DSP support */ #define CPU_HAS_PERF_COUNTER 0x0010 /* Hardware performance counters */ #define CPU_HAS_PTEA 0x0020 /* PTEA register */ #define CPU_HAS_LLSC 0x0040 /* movli.l/movco.l */ #define CPU_HAS_L2_CACHE 0x0080 /* Secondary cache / URAM */ #define CPU_HAS_OP32 0x0100 /* 32-bit instruction support */ #define CPU_HAS_PTEAEX 0x0200 /* PTE ASID Extension support */ #define CPU_HAS_CAS_L 0x0400 /* cas.l atomic compare-and-swap */ #endif /* __ASM_SH_CPU_FEATURES_H */