OXIESEC PANEL
- Current Dir:
/
/
usr
/
src
/
linux-headers-4.15.0-213
/
arch
/
blackfin
/
include
/
uapi
/
asm
Server IP: 139.59.38.164
Upload:
Create Dir:
Name
Size
Modified
Perms
📁
..
-
05/09/2024 07:14:12 AM
rwxr-xr-x
📄
Kbuild
573 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
bfin_sport.h
5.05 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
byteorder.h
221 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
cachectl.h
557 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
fcntl.h
485 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
fixed_code.h
1.25 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
ioctls.h
234 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
poll.h
336 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
posix_types.h
852 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
ptrace.h
3.13 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
sigcontext.h
1.39 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
siginfo.h
1.26 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
signal.h
229 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
stat.h
1.42 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
swab.h
1.11 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
unistd.h
12.07 KB
01/28/2018 09:20:33 PM
rw-r--r--
Editing: fixed_code.h
Close
/* SPDX-License-Identifier: GPL-2.0+ WITH Linux-syscall-note */ /* * This file defines the fixed addresses where userspace programs * can find atomic code sequences. * * Copyright 2007-2008 Analog Devices Inc. * * Licensed under the GPL-2 or later. */ #ifndef _UAPI__BFIN_ASM_FIXED_CODE_H__ #define _UAPI__BFIN_ASM_FIXED_CODE_H__ #ifndef CONFIG_PHY_RAM_BASE_ADDRESS #define CONFIG_PHY_RAM_BASE_ADDRESS 0x0 #endif #define FIXED_CODE_START (CONFIG_PHY_RAM_BASE_ADDRESS + 0x400) #define SIGRETURN_STUB (CONFIG_PHY_RAM_BASE_ADDRESS + 0x400) #define ATOMIC_SEQS_START (CONFIG_PHY_RAM_BASE_ADDRESS + 0x410) #define ATOMIC_XCHG32 (CONFIG_PHY_RAM_BASE_ADDRESS + 0x410) #define ATOMIC_CAS32 (CONFIG_PHY_RAM_BASE_ADDRESS + 0x420) #define ATOMIC_ADD32 (CONFIG_PHY_RAM_BASE_ADDRESS + 0x430) #define ATOMIC_SUB32 (CONFIG_PHY_RAM_BASE_ADDRESS + 0x440) #define ATOMIC_IOR32 (CONFIG_PHY_RAM_BASE_ADDRESS + 0x450) #define ATOMIC_AND32 (CONFIG_PHY_RAM_BASE_ADDRESS + 0x460) #define ATOMIC_XOR32 (CONFIG_PHY_RAM_BASE_ADDRESS + 0x470) #define ATOMIC_SEQS_END (CONFIG_PHY_RAM_BASE_ADDRESS + 0x480) #define SAFE_USER_INSTRUCTION (CONFIG_PHY_RAM_BASE_ADDRESS + 0x480) #define FIXED_CODE_END (CONFIG_PHY_RAM_BASE_ADDRESS + 0x490) #endif /* _UAPI__BFIN_ASM_FIXED_CODE_H__ */