OXIESEC PANEL
- Current Dir:
/
/
usr
/
src
/
linux-headers-4.15.0-197
/
include
/
linux
/
irqchip
Server IP: 139.59.38.164
Upload:
Create Dir:
Name
Size
Modified
Perms
📁
..
-
11/17/2022 06:42:23 AM
rwxr-xr-x
📄
arm-gic-common.h
825 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
arm-gic-v3.h
22.39 KB
11/01/2022 04:52:05 PM
rw-r--r--
📄
arm-gic-v4.h
3.1 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
arm-gic.h
5.38 KB
11/01/2022 04:52:05 PM
rw-r--r--
📄
arm-vic.h
1.4 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
chained_irq.h
1.44 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
ingenic.h
759 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
irq-bcm2836.h
2.34 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
irq-omap-intc.h
977 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
irq-partition-percpu.h
1.71 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
irq-sa11x0.h
502 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
metag-ext.h
861 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
metag.h
485 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
mmp.h
155 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
mxs.h
367 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
versatile-fpga.h
353 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
xtensa-mx.h
467 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
xtensa-pic.h
532 bytes
01/28/2018 09:20:33 PM
rw-r--r--
Editing: xtensa-pic.h
Close
/* * Xtensa built-in interrupt controller * * Copyright (C) 2002 - 2013 Tensilica, Inc. * Copyright (C) 1992, 1998 Linus Torvalds, Ingo Molnar * * This file is subject to the terms and conditions of the GNU General Public * License. See the file "COPYING" in the main directory of this archive * for more details. */ #ifndef __LINUX_IRQCHIP_XTENSA_PIC_H #define __LINUX_IRQCHIP_XTENSA_PIC_H struct device_node; int xtensa_pic_init_legacy(struct device_node *interrupt_parent); #endif /* __LINUX_IRQCHIP_XTENSA_PIC_H */