OXIESEC PANEL
- Current Dir:
/
/
usr
/
src
/
linux-headers-4.15.0-197
/
arch
/
riscv
/
include
/
asm
Server IP: 139.59.38.164
Upload:
Create Dir:
Name
Size
Modified
Perms
📁
..
-
11/17/2022 06:42:16 AM
rwxr-xr-x
📄
Kbuild
1.37 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
asm-offsets.h
35 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
asm-prototypes.h
176 bytes
11/01/2022 04:52:05 PM
rw-r--r--
📄
asm.h
1.78 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
atomic.h
11.31 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
barrier.h
2.59 KB
11/01/2022 04:52:05 PM
rw-r--r--
📄
bitops.h
6.23 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
bug.h
2.12 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
cache.h
745 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
cacheflush.h
1.7 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
cmpxchg.h
3.35 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
compat.h
924 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
csr.h
3.8 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
current.h
1.27 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
delay.h
881 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
dma-mapping.h
1.19 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
elf.h
2.3 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
fence.h
279 bytes
11/01/2022 04:52:05 PM
rw-r--r--
📄
hwcap.h
1013 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
io.h
11.81 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
irq.h
841 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
irqflags.h
1.54 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
kprobes.h
679 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
linkage.h
677 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
mmu.h
829 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
mmu_context.h
3.14 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
page.h
3.76 KB
11/01/2022 04:52:05 PM
rw-r--r--
📄
pci.h
1.16 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
pgalloc.h
3.06 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
pgtable-32.h
870 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
pgtable-64.h
2.08 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
pgtable-bits.h
1.81 KB
11/01/2022 04:52:05 PM
rw-r--r--
📄
pgtable.h
11.17 KB
11/01/2022 04:52:05 PM
rw-r--r--
📄
processor.h
2.44 KB
11/01/2022 04:52:05 PM
rw-r--r--
📄
ptrace.h
2.69 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
sbi.h
2.6 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
smp.h
1.59 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
spinlock.h
2.85 KB
11/01/2022 04:52:05 PM
rw-r--r--
📄
spinlock_types.h
906 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
string.h
838 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
switch_to.h
1.86 KB
11/01/2022 04:52:05 PM
rw-r--r--
📄
syscall.h
2.59 KB
11/01/2022 04:52:05 PM
rw-r--r--
📄
thread_info.h
3.11 KB
11/01/2022 04:52:05 PM
rw-r--r--
📄
timex.h
1.29 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
tlb.h
717 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
tlbflush.h
1.83 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
uaccess.h
14 KB
11/01/2022 04:52:05 PM
rw-r--r--
📄
unistd.h
638 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
vdso.h
1.49 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
word-at-a-time.h
1.48 KB
01/28/2018 09:20:33 PM
rw-r--r--
Editing: asm.h
Close
/* * Copyright (C) 2015 Regents of the University of California * * This program is free software; you can redistribute it and/or * modify it under the terms of the GNU General Public License * as published by the Free Software Foundation, version 2. * * This program is distributed in the hope that it will be useful, * but WITHOUT ANY WARRANTY; without even the implied warranty of * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the * GNU General Public License for more details. */ #ifndef _ASM_RISCV_ASM_H #define _ASM_RISCV_ASM_H #ifdef __ASSEMBLY__ #define __ASM_STR(x) x #else #define __ASM_STR(x) #x #endif #if __riscv_xlen == 64 #define __REG_SEL(a, b) __ASM_STR(a) #elif __riscv_xlen == 32 #define __REG_SEL(a, b) __ASM_STR(b) #else #error "Unexpected __riscv_xlen" #endif #define REG_L __REG_SEL(ld, lw) #define REG_S __REG_SEL(sd, sw) #define SZREG __REG_SEL(8, 4) #define LGREG __REG_SEL(3, 2) #if __SIZEOF_POINTER__ == 8 #ifdef __ASSEMBLY__ #define RISCV_PTR .dword #define RISCV_SZPTR 8 #define RISCV_LGPTR 3 #else #define RISCV_PTR ".dword" #define RISCV_SZPTR "8" #define RISCV_LGPTR "3" #endif #elif __SIZEOF_POINTER__ == 4 #ifdef __ASSEMBLY__ #define RISCV_PTR .word #define RISCV_SZPTR 4 #define RISCV_LGPTR 2 #else #define RISCV_PTR ".word" #define RISCV_SZPTR "4" #define RISCV_LGPTR "2" #endif #else #error "Unexpected __SIZEOF_POINTER__" #endif #if (__SIZEOF_INT__ == 4) #define RISCV_INT __ASM_STR(.word) #define RISCV_SZINT __ASM_STR(4) #define RISCV_LGINT __ASM_STR(2) #else #error "Unexpected __SIZEOF_INT__" #endif #if (__SIZEOF_SHORT__ == 2) #define RISCV_SHORT __ASM_STR(.half) #define RISCV_SZSHORT __ASM_STR(2) #define RISCV_LGSHORT __ASM_STR(1) #else #error "Unexpected __SIZEOF_SHORT__" #endif #endif /* _ASM_RISCV_ASM_H */