OXIESEC PANEL
- Current Dir:
/
/
usr
/
src
/
linux-headers-4.15.0-197
/
arch
/
ia64
/
include
/
asm
Server IP: 139.59.38.164
Upload:
Create Dir:
Name
Size
Modified
Perms
📁
..
-
11/17/2022 06:42:15 AM
rwxr-xr-x
📄
Kbuild
224 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
acenv.h
1.27 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
acpi-ext.h
590 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
acpi.h
4.1 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
agp.h
857 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
asm-offsets.h
35 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
asm-prototypes.h
890 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
asmmacro.h
3.29 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
atomic.h
9.47 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
barrier.h
2.36 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
bitops.h
10.84 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
bug.h
404 bytes
11/01/2022 04:52:05 PM
rw-r--r--
📄
bugs.h
436 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
cache.h
771 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
cacheflush.h
1.71 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
checksum.h
2.1 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
clocksource.h
276 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
cpu.h
456 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
cputime.h
855 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
current.h
418 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
cyclone.h
442 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
delay.h
1.7 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
device.h
323 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
div64.h
31 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
dma-mapping.h
1.17 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
dma.h
466 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
dmi.h
343 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
early_ioremap.h
428 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
elf.h
9.83 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
emergency-restart.h
149 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
esi.h
887 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
exception.h
1.13 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
export.h
115 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
extable.h
330 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
fb.h
569 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
fpswa.h
1.88 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
ftrace.h
748 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
futex.h
2.56 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
gcc_intrin.h
368 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
hardirq.h
564 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
hpsim.h
364 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
hugetlb.h
1.67 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
hw_irq.h
6.33 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
idle.h
200 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
intrinsics.h
306 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
io.h
11.77 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
iommu.h
555 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
iommu_table.h
175 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
iosapic.h
3.16 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
irq.h
1.02 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
irq_regs.h
34 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
irq_remapping.h
142 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
irqflags.h
2.11 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
kdebug.h
1.64 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
kexec.h
1.57 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
kmap_types.h
260 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
kprobes.h
3.82 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
kregs.h
6.73 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
libata-portmap.h
225 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
linkage.h
398 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
local.h
31 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
local64.h
33 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
machvec.h
12.1 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
machvec_dig.h
449 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
machvec_dig_vtd.h
558 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
machvec_hpsim.h
544 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
machvec_hpzx1.h
544 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
machvec_hpzx1_swiotlb.h
632 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
machvec_init.h
1.33 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
machvec_sn2.h
4.71 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
machvec_uv.h
684 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
mca.h
5.91 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
mca_asm.h
7.18 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
meminit.h
2.24 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
mman.h
432 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
mmu.h
374 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
mmu_context.h
5.29 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
mmzone.h
1.1 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
module.h
1.1 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
msidef.h
1.4 KB
01/28/2018 09:20:33 PM
rw-r--r--
📁
native
-
11/17/2022 06:42:19 AM
rwxr-xr-x
📄
nodedata.h
1.85 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
numa.h
2.18 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
page.h
6.49 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
pal.h
53.39 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
param.h
439 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
parport.h
534 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
patch.h
1.19 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
pci.h
2.83 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
percpu.h
1.32 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
perfmon.h
4.33 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
pgalloc.h
2.84 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
pgtable.h
20.92 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
processor.h
17.98 KB
11/01/2022 04:52:05 PM
rw-r--r--
📄
ptrace.h
5.2 KB
11/01/2022 04:52:05 PM
rw-r--r--
📄
rwsem.h
3.82 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
sal.h
26.51 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
sections.h
1.35 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
segment.h
162 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
serial.h
446 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
shmparam.h
445 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
signal.h
749 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
smp.h
3.21 KB
01/28/2018 09:20:33 PM
rw-r--r--
📁
sn
-
11/17/2022 06:42:20 AM
rwxr-xr-x
📄
sparsemem.h
621 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
spinlock.h
6.92 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
spinlock_types.h
475 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
string.h
659 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
swiotlb.h
344 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
switch_to.h
2.89 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
syscall.h
2.06 KB
11/01/2022 04:52:05 PM
rw-r--r--
📄
termios.h
1.88 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
thread_info.h
4.66 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
timex.h
1.47 KB
11/01/2022 04:52:05 PM
rw-r--r--
📄
tlb.h
8.42 KB
11/01/2022 04:52:05 PM
rw-r--r--
📄
tlbflush.h
2.33 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
topology.h
1.58 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
types.h
828 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
uaccess.h
9.86 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
unaligned.h
337 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
uncached.h
463 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
unistd.h
1.45 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
unwind.h
5.74 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
user.h
2.25 KB
01/28/2018 09:20:33 PM
rw-r--r--
📄
ustack.h
403 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📁
uv
-
11/17/2022 06:42:20 AM
rwxr-xr-x
📄
vga.h
657 bytes
01/28/2018 09:20:33 PM
rw-r--r--
📄
xor.h
1.12 KB
01/28/2018 09:20:33 PM
rw-r--r--
Editing: mca_asm.h
Close
/* SPDX-License-Identifier: GPL-2.0 */ /* * File: mca_asm.h * Purpose: Machine check handling specific defines * * Copyright (C) 1999 Silicon Graphics, Inc. * Copyright (C) Vijay Chander <vijay@engr.sgi.com> * Copyright (C) Srinivasa Thirumalachar <sprasad@engr.sgi.com> * Copyright (C) 2000 Hewlett-Packard Co. * Copyright (C) 2000 David Mosberger-Tang <davidm@hpl.hp.com> * Copyright (C) 2002 Intel Corp. * Copyright (C) 2002 Jenna Hall <jenna.s.hall@intel.com> * Copyright (C) 2005 Silicon Graphics, Inc * Copyright (C) 2005 Keith Owens <kaos@sgi.com> */ #ifndef _ASM_IA64_MCA_ASM_H #define _ASM_IA64_MCA_ASM_H #include <asm/percpu.h> #define PSR_IC 13 #define PSR_I 14 #define PSR_DT 17 #define PSR_RT 27 #define PSR_MC 35 #define PSR_IT 36 #define PSR_BN 44 /* * This macro converts a instruction virtual address to a physical address * Right now for simulation purposes the virtual addresses are * direct mapped to physical addresses. * 1. Lop off bits 61 thru 63 in the virtual address */ #define INST_VA_TO_PA(addr) \ dep addr = 0, addr, 61, 3 /* * This macro converts a data virtual address to a physical address * Right now for simulation purposes the virtual addresses are * direct mapped to physical addresses. * 1. Lop off bits 61 thru 63 in the virtual address */ #define DATA_VA_TO_PA(addr) \ tpa addr = addr /* * This macro converts a data physical address to a virtual address * Right now for simulation purposes the virtual addresses are * direct mapped to physical addresses. * 1. Put 0x7 in bits 61 thru 63. */ #define DATA_PA_TO_VA(addr,temp) \ mov temp = 0x7 ;; \ dep addr = temp, addr, 61, 3 #define GET_THIS_PADDR(reg, var) \ mov reg = IA64_KR(PER_CPU_DATA);; \ addl reg = THIS_CPU(var), reg /* * This macro jumps to the instruction at the given virtual address * and starts execution in physical mode with all the address * translations turned off. * 1. Save the current psr * 2. Make sure that all the upper 32 bits are off * * 3. Clear the interrupt enable and interrupt state collection bits * in the psr before updating the ipsr and iip. * * 4. Turn off the instruction, data and rse translation bits of the psr * and store the new value into ipsr * Also make sure that the interrupts are disabled. * Ensure that we are in little endian mode. * [psr.{rt, it, dt, i, be} = 0] * * 5. Get the physical address corresponding to the virtual address * of the next instruction bundle and put it in iip. * (Using magic numbers 24 and 40 in the deposint instruction since * the IA64_SDK code directly maps to lower 24bits as physical address * from a virtual address). * * 6. Do an rfi to move the values from ipsr to psr and iip to ip. */ #define PHYSICAL_MODE_ENTER(temp1, temp2, start_addr, old_psr) \ mov old_psr = psr; \ ;; \ dep old_psr = 0, old_psr, 32, 32; \ \ mov ar.rsc = 0 ; \ ;; \ srlz.d; \ mov temp2 = ar.bspstore; \ ;; \ DATA_VA_TO_PA(temp2); \ ;; \ mov temp1 = ar.rnat; \ ;; \ mov ar.bspstore = temp2; \ ;; \ mov ar.rnat = temp1; \ mov temp1 = psr; \ mov temp2 = psr; \ ;; \ \ dep temp2 = 0, temp2, PSR_IC, 2; \ ;; \ mov psr.l = temp2; \ ;; \ srlz.d; \ dep temp1 = 0, temp1, 32, 32; \ ;; \ dep temp1 = 0, temp1, PSR_IT, 1; \ ;; \ dep temp1 = 0, temp1, PSR_DT, 1; \ ;; \ dep temp1 = 0, temp1, PSR_RT, 1; \ ;; \ dep temp1 = 0, temp1, PSR_I, 1; \ ;; \ dep temp1 = 0, temp1, PSR_IC, 1; \ ;; \ dep temp1 = -1, temp1, PSR_MC, 1; \ ;; \ mov cr.ipsr = temp1; \ ;; \ LOAD_PHYSICAL(p0, temp2, start_addr); \ ;; \ mov cr.iip = temp2; \ mov cr.ifs = r0; \ DATA_VA_TO_PA(sp); \ DATA_VA_TO_PA(gp); \ ;; \ srlz.i; \ ;; \ nop 1; \ nop 2; \ nop 1; \ nop 2; \ rfi; \ ;; /* * This macro jumps to the instruction at the given virtual address * and starts execution in virtual mode with all the address * translations turned on. * 1. Get the old saved psr * * 2. Clear the interrupt state collection bit in the current psr. * * 3. Set the instruction translation bit back in the old psr * Note we have to do this since we are right now saving only the * lower 32-bits of old psr.(Also the old psr has the data and * rse translation bits on) * * 4. Set ipsr to this old_psr with "it" bit set and "bn" = 1. * * 5. Reset the current thread pointer (r13). * * 6. Set iip to the virtual address of the next instruction bundle. * * 7. Do an rfi to move ipsr to psr and iip to ip. */ #define VIRTUAL_MODE_ENTER(temp1, temp2, start_addr, old_psr) \ mov temp2 = psr; \ ;; \ mov old_psr = temp2; \ ;; \ dep temp2 = 0, temp2, PSR_IC, 2; \ ;; \ mov psr.l = temp2; \ mov ar.rsc = 0; \ ;; \ srlz.d; \ mov r13 = ar.k6; \ mov temp2 = ar.bspstore; \ ;; \ DATA_PA_TO_VA(temp2,temp1); \ ;; \ mov temp1 = ar.rnat; \ ;; \ mov ar.bspstore = temp2; \ ;; \ mov ar.rnat = temp1; \ ;; \ mov temp1 = old_psr; \ ;; \ mov temp2 = 1; \ ;; \ dep temp1 = temp2, temp1, PSR_IC, 1; \ ;; \ dep temp1 = temp2, temp1, PSR_IT, 1; \ ;; \ dep temp1 = temp2, temp1, PSR_DT, 1; \ ;; \ dep temp1 = temp2, temp1, PSR_RT, 1; \ ;; \ dep temp1 = temp2, temp1, PSR_BN, 1; \ ;; \ \ mov cr.ipsr = temp1; \ movl temp2 = start_addr; \ ;; \ mov cr.iip = temp2; \ movl gp = __gp \ ;; \ DATA_PA_TO_VA(sp, temp1); \ srlz.i; \ ;; \ nop 1; \ nop 2; \ nop 1; \ rfi \ ;; /* * The MCA and INIT stacks in struct ia64_mca_cpu look like normal kernel * stacks, except that the SAL/OS state and a switch_stack are stored near the * top of the MCA/INIT stack. To support concurrent entry to MCA or INIT, as * well as MCA over INIT, each event needs its own SAL/OS state. All entries * are 16 byte aligned. * * +---------------------------+ * | pt_regs | * +---------------------------+ * | switch_stack | * +---------------------------+ * | SAL/OS state | * +---------------------------+ * | 16 byte scratch area | * +---------------------------+ <-------- SP at start of C MCA handler * | ..... | * +---------------------------+ * | RBS for MCA/INIT handler | * +---------------------------+ * | struct task for MCA/INIT | * +---------------------------+ <-------- Bottom of MCA/INIT stack */ #define ALIGN16(x) ((x)&~15) #define MCA_PT_REGS_OFFSET ALIGN16(KERNEL_STACK_SIZE-IA64_PT_REGS_SIZE) #define MCA_SWITCH_STACK_OFFSET ALIGN16(MCA_PT_REGS_OFFSET-IA64_SWITCH_STACK_SIZE) #define MCA_SOS_OFFSET ALIGN16(MCA_SWITCH_STACK_OFFSET-IA64_SAL_OS_STATE_SIZE) #define MCA_SP_OFFSET ALIGN16(MCA_SOS_OFFSET-16) #endif /* _ASM_IA64_MCA_ASM_H */