OXIESEC PANEL

Name	Size	Modified	Perms
📁 ..	-	10/28/2024 06:50:34 AM	rwxr-xr-x
📄 gcc_armv7.h	6.59 KB	06/07/2017 07:54:02 AM	rw-r--r--
📄 gcc_generic.h	7.65 KB	06/07/2017 07:54:02 AM	rw-r--r--
📄 gcc_ia32_common.h	3.75 KB	06/07/2017 07:54:02 AM	rw-r--r--
📄 gcc_itsx.h	3.95 KB	06/07/2017 07:54:02 AM	rw-r--r--
📄 ibm_aix51.h	2.71 KB	06/07/2017 07:54:02 AM	rw-r--r--
📄 icc_generic.h	10.13 KB	06/07/2017 07:54:02 AM	rw-r--r--
📄 linux_common.h	2.15 KB	06/07/2017 07:54:02 AM	rw-r--r--
📄 linux_ia32.h	9.54 KB	06/07/2017 07:54:02 AM	rw-r--r--
📄 linux_ia64.h	9.37 KB	06/07/2017 07:54:02 AM	rw-r--r--
📄 linux_intel64.h	4.9 KB	06/07/2017 07:54:02 AM	rw-r--r--
📄 mac_ppc.h	16.8 KB	06/07/2017 07:54:02 AM	rw-r--r--
📄 macos_common.h	4.55 KB	06/07/2017 07:54:02 AM	rw-r--r--
📄 mic_common.h	1.86 KB	06/07/2017 07:54:02 AM	rw-r--r--
📄 msvc_armv7.h	5.89 KB	06/07/2017 07:54:02 AM	rw-r--r--
📄 msvc_ia32_common.h	10.31 KB	06/07/2017 07:54:02 AM	rw-r--r--
📄 sunos_sparc.h	8.48 KB	06/07/2017 07:54:02 AM	rw-r--r--
📄 windows_api.h	2.54 KB	06/07/2017 07:54:02 AM	rw-r--r--
📄 windows_ia32.h	3.42 KB	06/07/2017 07:54:02 AM	rw-r--r--
📄 windows_intel64.h	3.06 KB	06/07/2017 07:54:02 AM	rw-r--r--

Editing: gcc_ia32_common.h

/*
    Copyright (c) 2005-2017 Intel Corporation

Licensed under the Apache License, Version 2.0 (the "License");
    you may not use this file except in compliance with the License.
    You may obtain a copy of the License at

http://www.apache.org/licenses/LICENSE-2.0

Unless required by applicable law or agreed to in writing, software
    distributed under the License is distributed on an "AS IS" BASIS,
    WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
    See the License for the specific language governing permissions and
    limitations under the License.

#ifndef __TBB_machine_gcc_ia32_common_H
#define __TBB_machine_gcc_ia32_common_H

//TODO: Add a higher-level function, e.g. tbb::internal::log2(), into tbb_stddef.h, which
//uses __TBB_Log2 and contains the assert and remove the assert from here and all other
//platform-specific headers.
//TODO: Check if use of gcc intrinsic gives a better chance for cross call optimizations
template <typename T>
static inline intptr_t __TBB_machine_lg( T x ) {
    __TBB_ASSERT(x>0, "The logarithm of a non-positive value is undefined.");
    uintptr_t j, i = x;
    __asm__("bsr %1,%0" : "=r"(j) : "r"(i));
    return j;
}
#define __TBB_Log2(V)  __TBB_machine_lg(V)

#ifndef __TBB_Pause
//TODO: check if raising a ratio of pause instructions to loop control instructions
//(via e.g. loop unrolling) gives any benefit for HT.  E.g, the current implementation
//does about 2 CPU-consuming instructions for every pause instruction.  Perhaps for
//high pause counts it should use an unrolled loop to raise the ratio, and thus free
//up more integer cycles for the other hyperthread.  On the other hand, if the loop is
//unrolled too far, it won't fit in the core's loop cache, and thus take away
//instruction decode slots from the other hyperthread.

//TODO: check if use of gcc __builtin_ia32_pause intrinsic gives a "some how" better performing code
static inline void __TBB_machine_pause( int32_t delay ) {
    for (int32_t i = 0; i < delay; i++) {
       __asm__ __volatile__("pause;");
    }
    return;
}
#define __TBB_Pause(V) __TBB_machine_pause(V)
#endif /* !__TBB_Pause */

namespace tbb { namespace internal { typedef uint64_t machine_tsc_t; } }
static inline tbb::internal::machine_tsc_t __TBB_machine_time_stamp() {
#if __INTEL_COMPILER
    return _rdtsc();
#else
    tbb::internal::uint32_t hi, lo;
    __asm__ __volatile__("rdtsc" : "=d"(hi), "=a"(lo));
    return (tbb::internal::machine_tsc_t( hi ) << 32) | lo;
#endif
}
#define __TBB_time_stamp() __TBB_machine_time_stamp()

// API to retrieve/update FPU control setting
#ifndef __TBB_CPU_CTL_ENV_PRESENT
#define __TBB_CPU_CTL_ENV_PRESENT 1
namespace tbb {
namespace internal {
class cpu_ctl_env {
private:
    int     mxcsr;
    short   x87cw;
    static const int MXCSR_CONTROL_MASK = ~0x3f; /* all except last six status bits */
public:
    bool operator!=( const cpu_ctl_env& ctl ) const { return mxcsr != ctl.mxcsr || x87cw != ctl.x87cw; }
    void get_env() {
    #if __TBB_ICC_12_0_INL_ASM_FSTCW_BROKEN
        cpu_ctl_env loc_ctl;
        __asm__ __volatile__ (
                "stmxcsr %0\n\t"
                "fstcw %1"
                : "=m"(loc_ctl.mxcsr), "=m"(loc_ctl.x87cw)
        );
        *this = loc_ctl;
    #else
        __asm__ __volatile__ (
                "stmxcsr %0\n\t"
                "fstcw %1"
                : "=m"(mxcsr), "=m"(x87cw)
        );
    #endif
        mxcsr &= MXCSR_CONTROL_MASK;
    }
    void set_env() const {
        __asm__ __volatile__ (
                "ldmxcsr %0\n\t"
                "fldcw %1"
                : : "m"(mxcsr), "m"(x87cw)
        );
    }
};
} // namespace internal
} // namespace tbb
#endif /* !__TBB_CPU_CTL_ENV_PRESENT */

#include "gcc_itsx.h"

#endif /* __TBB_machine_gcc_ia32_common_H */